8( tcl,am335x-sl50ti,am33xx +7Toby Churchill SL50 Serieschosen=/ocp/serial@44e09000aliasesI/ocp/i2c@44e0b000N/ocp/i2c@4802a000S/ocp/i2c@4819c000X/ocp/serial@44e09000`/ocp/serial@48022000h/ocp/serial@48024000p/ocp/serial@481a6000x/ocp/serial@481a8000/ocp/serial@481aa000/ocp/can@481cc000/ocp/can@481d0000/ocp/usb@47400000/usb@47401000/ocp/usb@47400000/usb@47401800#/ocp/usb@47400000/usb-phy@47401300#/ocp/usb@47400000/usb-phy@47401b00&/ocp/ethernet@4a100000/slave@4a100200&/ocp/ethernet@4a100000/slave@4a100300/ocp/spi@48030000/ocp/spi@481a0000/ocp/mmc@48060000/ocp/mmc@481d8000/ocp/mmc@47810000cpus+cpu@0arm,cortex-a8cpucpuopp-tableoperating-points-v2-ti-cpu(/opp50-3000000007 >~4(L]opp100-2750000007d* >rL]opp100-3000000007 >rL ]opp100-5000000007e >rLopp100-6000000007#F >rL@opp120-6000000007#F >O@Lopp120-7200000007*T >O@Loppturbo-7200000007*T >9pPLoppturbo-8000000007/ >9pPLoppnitro-10000000007; >7DLLpmu@4b000000arm,cortex-a8-pmuiKtdebugsssocti,omap-inframpu ti,omap3-mputmpu~ocp simple-bus+tl3_mainl4_wkup@44c00000ti,am3-l4-wkupsimple-bus+ D(wkup_m3@100000ti,am3352-wkup-m3@  umemdmemtwkup_m3am335x-pm-firmware.elf/$prcm@200000ti,am3-prcmsimple-bus @+  @clocks+clk_32768_ck fixed-clock/clk_rc32k_ck fixed-clock}/virt_19200000_ck fixed-clock$/virt_24000000_ck fixed-clockn6/ virt_25000000_ck fixed-clock}x@/!virt_26000000_ck fixed-clock/"tclkin_ck fixed-clock/dpll_core_ck@490ti,am3-dpll-core-clock \h/ dpll_core_x2_ckti,am3-dpll-x2-clock / dpll_core_m4_ck@480ti,divider-clock /dpll_core_m5_ck@484ti,divider-clock /dpll_core_m6_ck@4d8ti,divider-clock dpll_mpu_ck@488ti,am3-dpll-clock  ,/dpll_mpu_m2_ck@4a8ti,divider-clockdpll_ddr_ck@494ti,am3-dpll-no-gate-clock 4@/ dpll_ddr_m2_ck@4a0ti,divider-clock / dpll_ddr_m2_div2_ckfixed-factor-clock dpll_disp_ck@498ti,am3-dpll-no-gate-clock HT/ dpll_disp_m2_ck@4a4ti,divider-clock /dpll_per_ck@48c!ti,am3-dpll-no-gate-j-type-clock p/dpll_per_m2_ck@4acti,divider-clock/dpll_per_m2_div4_wkupdm_ckfixed-factor-clockdpll_per_m2_div4_ckfixed-factor-clockclk_24mhzfixed-factor-clock/clkdiv32k_ckfixed-factor-clockl3_gclkfixed-factor-clock/pruss_ocp_gclk@530 ti,mux-clock0mmu_fck@914ti,gate-clock  timer1_fck@528 ti,mux-clock8(/>timer2_fck@508 ti,mux-clock8/?timer3_fck@50c ti,mux-clock8 timer4_fck@510 ti,mux-clock8timer5_fck@518 ti,mux-clock8timer6_fck@51c ti,mux-clock8timer7_fck@504 ti,mux-clock8usbotg_fck@47cti,gate-clock |dpll_core_m4_div2_ckfixed-factor-clock/ieee5000_fck@e4ti,gate-clock wdt1_fck@538 ti,mux-clock88l4_rtc_gclkfixed-factor-clockl4hs_gclkfixed-factor-clockl3s_gclkfixed-factor-clockl4fw_gclkfixed-factor-clockl4ls_gclkfixed-factor-clock/#sysclk_div_ckfixed-factor-clockcpsw_125mhz_gclkfixed-factor-clock/Icpsw_cpts_rft_clk@520 ti,mux-clock /Jgpio0_dbclk_mux_ck@53c ti,mux-clock8<lcd_gclk@534 ti,mux-clock 4/mmc_clkfixed-factor-clockgfx_fclk_clksel_ck@52c ti,mux-clock ,/gfx_fck_div_ck@52cti,divider-clock,sysclkout_pre_ck@700 ti,mux-clock /clkout2_div_ck@700ti,divider-clock /clkout2_ck@700ti,gate-clock clockdomainsl4_per_cm@0 ti,omap4-cm+ clk@14 ti,clkctrl</l4_wkup_cm@400 ti,omap4-cm+ clk@4 ti,clkctrlmpu_cm@600 ti,omap4-cm+ clk@4 ti,clkctrll4_rtc_cm@800 ti,omap4-cm+ clk@0 ti,clkctrlgfx_l3_cm@900 ti,omap4-cm +  clk@4 ti,clkctrll4_cefuse_cm@a00 ti,omap4-cm +  clk@20 ti,clkctrl scm@210000ti,am3-scmsimple-bus! + ! pinmux@800pinctrl-single8+) Gddefaultrpinmux_audio_pins(|    /Ppinmux_audio_pa_pins|'/]pinmux_audio_mclk_pins|l'/Ypinmux_backlight0_pins|/Tpinmux_backlight1_pins|(/Xpinmux_lcd_pins|/[pinmux_led_pins |TX\`/Spinmux_uart0_pins|p0t/+pinmux_uart1_pins|0/,pinmux_uart4_pins|p6t/-pinmux_i2c0_pins|00/.pinmux_i2c2_pins|x3|3/1cpsw_defaulth|00 $(,0004080<0@0/Kcpsw_sleeph|'''' '$'(','0'4'8'<'@'/Ldavinci_mdio_default|H0L87/Mdavinci_mdio_sleep|H'L'/Npinmux_mmc1_pins|l//7pinmux_emmc_pwrseq_pins|P/`pinmux_emmc_pinsP|22111 11111/:pinmux_ehrpwm1a_pins|HL/Gpinmux_rtc0_irq_pins|$7//pinmux_spi0_pins(|T0X0P0\0`0/@pinmux_lwb_pinsP|0747D7@7<7 7@7D'd7h'/scm_conf@0sysconsimple-bus+ /clocks+sys_clkin_ck@40 ti,mux-clock !" @/adc_tsc_fckfixed-factor-clockdcan0_fckfixed-factor-clock/<dcan1_fckfixed-factor-clock/=mcasp0_fckfixed-factor-clockmcasp1_fckfixed-factor-clocksmartreflex0_fckfixed-factor-clocksmartreflex1_fckfixed-factor-clocksha0_fckfixed-factor-clockaes0_fckfixed-factor-clockrng_fckfixed-factor-clockehrpwm0_tbclk@44e10664ti,gate-clock# d/Eehrpwm1_tbclk@44e10664ti,gate-clock# d/Fehrpwm2_tbclk@44e10664ti,gate-clock# d/Hwkup_m3_ipc@1324ti,am3352-wkup-m3-ipc$$iN$%&dma-router@f90ti,am335x-edma-crossbar@ '/6clockdomainsinterrupt-controller@48200000ti,am33xx-intcH /edma@49000000ti,edma3-tpccttpccI edma3_cc i 'edma3_ccintedma3_mperredma3_ccerrint@()*/'tptc@49800000ti,edma3-tptcttptc0Iipedma3_tcerrint/(tptc@49900000ti,edma3-tptcttptc1Iiqedma3_tcerrint/)tptc@49a00000ti,edma3-tptcttptc2Iiredma3_tcerrint/*gpio@44e07000ti,omap4-gpiotgpio1+Dpi`/0gpio@4804c000ti,omap4-gpiotgpio2+Hib/8gpio@481ac000ti,omap4-gpiotgpio3+Hi /Vgpio@481ae000ti,omap4-gpiotgpio4+Hi>/_serial@44e09000ti,am3352-uartti,omap3-uarttuart1lD iH7okay>''Ctxrxddefaultr+serial@48022000ti,am3352-uartti,omap3-uarttuart2lH iI7okay>''Ctxrxddefaultr,serial@48024000ti,am3352-uartti,omap3-uarttuart3lH@ iJ 7disabled>''Ctxrxserial@481a6000ti,am3352-uartti,omap3-uarttuart4lH` i, 7disabledserial@481a8000ti,am3352-uartti,omap3-uarttuart5lH i-7okayddefaultr-serial@481aa000ti,am3352-uartti,omap3-uarttuart6lH i. 7disabledi2c@44e0b000 ti,omap4-i2c+ti2c1DiF7okayddefaultr.tps@24$ ti,tps65217M ichargerti,tps65217-chargeriUSBAC 7disabledpwrbuttonti,tps65217-pwrbuttoni 7disabledregulators+regulator@0idcdc1~``regulator@1idcdc2vdd_mpu~H7/regulator@2idcdc3 vdd_core~H0regulator@3ildo1~w@w@regulator@4ildo2~2Z2Zregulator@5ildo3~w@w@/3regulator@6ildo4~2Z2Z/2rtc@68dallas,ds1339ddefaultr/ 0iheeprom@50 atmel,24c256Pmcp23017@20microchip,mcp23017 i2c@4802a000 ti,omap4-i2c+ti2c2HiG 7disabledi2c@4819c000 ti,omap4-i2c+ti2c3Hi7okayddefaultr1tlv320aic3106@1b7okayti,tlv320aic3106(242A2N3port/RendpointZ45/Qisl29023@44isil,isl29023Dmmc@48060000ti,omap4-hsmmctmmc1jw >66Ctxrxi@H7okayddefaultr7 8 9mmc@481d8000ti,omap4-hsmmctmmc2w>''CtxrxiH7okayddefaultr:9;mmc@47810000ti,omap4-hsmmctmmc3wiG 7disabledspinlock@480ca000ti,omap4-hwspinlockH  tspinlockwdt@44e35000 ti,omap3-wdt twd_timer2DPi[can@481cc000ti,am3352-d_cantd_can0H <fck Di4 7disabledcan@481d0000ti,am3352-d_cantd_can1H =fck Di7 7disabledmailbox@480c8000ti,omap4-mailboxH iMtmailbox/%wkup_m3" 5 @/&timer@44e31000ti,am335x-timer-1msDiCttimer1K>fcktimer@48040000ti,am335x-timerHiDttimer2?fcktimer@48042000ti,am335x-timerH iEttimer3timer@48044000ti,am335x-timerH@i\ttimer4Ztimer@48046000ti,am335x-timerH`i]ttimer5Ztimer@48048000ti,am335x-timerHi^ttimer6Ztimer@4804a000ti,am335x-timerHi_ttimer7Zrtc@44e3e000ti,am3352-rtcti,da830-rtcDiKLtrtc 8int-clk 7disabledspi@48030000ti,omap4-mcspi+HiAgtspi00>''''Ctx0rx0tx1rx17okayddefaultr@n25q032@1+micron,n25q032uLK@spi@481a0000ti,omap4-mcspi+Hi}gtspi10>'*'+','-Ctx0rx0tx1rx1 7disabledusb@47400000ti,am33xx-usbG@+ tusb_otg_hs7okaycontrol@44e10620ti,am335x-usb-ctrl-moduleD DHphy_ctrlwakeup7okay/Ausb-phy@47401300ti,am335x-usb-phyG@phy7okayA/Busb@47401000ti,musb-am33xx7okayG@G@ mccontrolimcotg Bh>CCCCCCCCCC C C C C CCCCCCCCCCC C C C C CCrx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15usb-phy@47401b00ti,am335x-usb-phyG@phy7okayA/Dusb@47401800ti,musb-am33xx7okayG@G@ mccontrolimchost Dh>CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCrx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15dma-controller@47402000ti,am3359-cppi41 G@G@ G@0G@@@#gluecontrollerschedulerqueuemgriglue7okay/Cepwmss@48300000ti,am33xx-pwmssH0tepwmss0+ 7disabled$H0H0H0H0H0H0ecap@48300100ti,am3352-ecapti,am33xx-ecapH0#fckiecap0 7disabledpwm@48300200"ti,am3352-ehrpwmti,am33xx-ehrpwmH0E# tbclkfck 7disabledepwmss@48302000ti,am33xx-pwmssH0 tepwmss1+7okay$H0!H0!H0!H0!H0"H0"ecap@48302100ti,am3352-ecapti,am33xx-ecapH0!#fcki/ecap1 7disabledpwm@48302200"ti,am3352-ehrpwmti,am33xx-ehrpwmH0"F# tbclkfck7okayddefaultrG/Uepwmss@48304000ti,am33xx-pwmssH0@tepwmss2+ 7disabled$H0AH0AH0AH0AH0BH0Becap@48304100ti,am3352-ecapti,am33xx-ecapH0A#fcki=ecap2 7disabledpwm@48304200"ti,am3352-ehrpwmti,am33xx-ehrpwmH0BH# tbclkfck 7disabledethernet@4a100000ti,am335x-cpswti,cpswtcpgmac0IJ fckcpts+ 7 CJWgJJ+i()*+(7okayddefaultsleeprKxLmdio@4a101000ti,cpsw-mdioti,davinci_mdio+ tdavinci_mdioB@J7okayddefaultsleeprMxN 8dethernet-phy@0/Oslave@4a100200miiOslave@4a100300cpsw-phy-sel@44e10650ti,am3352-cpsw-phy-selDP gmii-selocmcram@40300000 mmio-sram@0 @0+pm-sram-code@0ti,sram/pm-sram-data@1000ti,sram/elm@48080000ti,am3352-elmH itelm 7disabledlcdc@4830e000ti,am33xx-tilcdcH0i$tlcdc7okaytscadc@44e0d000ti,am3359-tscadcDitadc_tsc7okay>'5'9 Cfifo0fifo1tscti,am3359-tscadcti,am3359-adc emif@4c000000ti,emif-am3352Ltemifiegpmc@50000000ti,am3352-gpmctgpmcP id >'4Crxtx$++ 7disabledsham@53100000ti,omap4-shamtshamSim >'$Crx7okayaes@53500000 ti,omap4-aestaesSPig>''Ctxrx7okaymcasp@48038000ti,am33xx-mcasp-audiotmcasp0H F@mpudatiPQtxrx7okay>'' CtxrxddefaultrP6>HS ^ port/^endpointZQidsp_btRR5/4mcasp@4803c000ti,am33xx-mcasp-audiotmcasp1H F@@mpudatiRStxrx 7disabled>' ' Ctxrxrng@48310000 ti,omap4-rngtrngH1 iomemory@80000000memory leds gpio-ledsddefaultrSled0sl50:red:usr0 8offled1sl50:green:usr1 8offled2sl50:red:usr2 8offled3sl50:green:usr3 8offdisp0pwm-backlightddefaultrTU   !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcd2 VWdisp1pwm-backlightddefaultrXU   !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcd2 0Wclocks simple-bus+oscillator@0 fixed-clockw/Zaudio_mclk_gate@0gpio-gate-clockddefaultrYZ 8/5lcd_panelti,tilcdc,panelddefaultr[panel-info &*.;JT^kdisplay-timingss\960x128(/\soundaudio-graph-card sound-cardddefaultr]ZHeadphoneHeadphone JackSpeakerSpeaker ExternalLineLine InMicrophoneMicrophone JackHeadphone JackHPLOUTHeadphone JackHPROUTAmplifierMONO_LOUTSpeaker ExternalAmplifierLINE1RLine InLINE1LLine InMIC3LMicrophone JackMIC3RMicrophone JackMicrophone JackMic Bias^ _pwrseq@0mmc-pwrseq-emmcddefaultr` 8/;regulator@0regulator-fixed vdd_sys_reg~LK@LK@/Wfixedregulator0regulator-fixed vmmcsd_fixed~2Z2Z/9 compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2serial0serial1serial2serial3serial4serial5d-can0d-can1usb0usb1phy0phy1ethernet0ethernet1spi0spi1mmc0mmc1mmc2device_typeregoperating-points-v2clocksclock-namesclock-latencycpu0-supplysysconphandleopp-hzopp-microvoltopp-supported-hwopp-suspendinterruptsti,hwmodspm-sramrangesreg-namesti,pm-firmware#clock-cellsclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-rate-parentti,bit-shift#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinsti,rprocmboxes#dma-cellsdma-requestsdma-mastersinterrupt-controller#interrupt-cellsinterrupt-namesti,tptcsti,edma-memcpy-channelsgpio-controller#gpio-cellsstatusdmasdma-namesti,pmic-shutdown-controllerregulator-compatibleregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-nameregulator-boot-onwakeup-sourcetrickle-resistor-ohms#sound-dai-cellsai3x-micbias-vgAVDD-supplyIOVDD-supplyDRVDD-supplyDVDD-supplyremote-endpointti,dual-voltti,needs-special-resetti,needs-special-hs-handlingbus-widthcd-gpiosvmmc-supplymmc-pwrseq#hwlock-cellssyscon-raminit#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-send-noirqti,mbox-txti,mbox-rxti,timer-alwonti,timer-pwmti,spi-num-csspi-max-frequencyti,ctrl_mod#phy-cellsdr_modementor,multipointmentor,num-epsmentor,ram-bitsmentor,powerphys#dma-channels#dma-requests#pwm-cellscpdma_channelsale_entriesbd_ram_sizemac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftpinctrl-1bus_freqreset-gpiosreset-delay-usmac-addressphy-modephy-handleprotect-execpool#io-channel-cellsti,adc-channelsti,no-idleti,no-idle-on-initgpmc,num-csgpmc,num-waitpinsop-modetdm-slotsserial-dirtx-num-evtrx-num-evtdai-formatbitclock-masterframe-masterbitclock-inversionlabeldefault-statepwmsbrightness-levelsdefault-brightness-levelenable-gpiospower-supplyac-biasac-bias-intrptdma-burst-szbppfddtft-alt-modemono-8bit-modesync-edgesync-ctrlraster-orderfifo-thnative-modehactivevactivehback-porchhfront-porchhsync-lenhsync-activevback-porchvfront-porchvsync-lenvsync-activewidgetsroutingdaispa-gpios