>)81( 113ti,am5728-idkti,am5728ti,dra742ti,dra74ti,dra7&7TI AM5728 IDKchosen=/ocp/serial@48020000aliasesI/ocp/i2c@48070000N/ocp/i2c@48072000S/ocp/i2c@48060000X/ocp/i2c@4807a000]/ocp/i2c@4807c000b/ocp/serial@4806a000j/ocp/serial@4806c000r/ocp/serial@48020000z/ocp/serial@4806e000/ocp/serial@48066000/ocp/serial@48068000/ocp/serial@48420000/ocp/serial@48422000/ocp/serial@48424000/ocp/serial@4ae2b000&/ocp/ethernet@48484000/slave@48480200&/ocp/ethernet@48484000/slave@48480300/ocp/can@4ae3c000/ocp/can@48480000/ocp/spi@4b300000-/ocp/i2c@48070000/tps659038@58/tps659038_rtc/ocp/rtc@48838000timerarm,armv7-timer disabled0   &interrupt-controller@48211000arm,cortex-a15-gic @H!H! H!@ H!`   &interrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu H(&cpuscpu@0'cpuarm,cortex-a153GNcpuZhwcpu@1'cpuarm,cortex-a153GNcpuZhwopp-tableoperating-points-v2-ti-cpuopp_nom-1000000000;, P0, P0opp_od-1176000000FV@ @@ @opp_high@1500000000Yh/v~v~socti,omap-inframpu ti,omap5-mpumpuocpti,dra7-l3-nocsimple-busl3_main_1l3_main_2 DE  l4@4a000000ti,dra7-l4-cfgsimple-bus J"scm@2000ti,dra7-scm-coresimple-bus   scm_conf@0sysconsimple-bus  pbias_regulator@e00ti,pbias-dra7ti,pbias-omap pbias_mmc_omap5pbias_mmc_omap5w@(2Zclocksdss_deshdcp_clk@558@ti,gate-clockG MXehrpwm0_tbclk@558@ti,gate-clockG MXehrpwm1_tbclk@558@ti,gate-clockG MXehrpwm2_tbclk@558@ti,gate-clockG MXsys_32k_ck@ ti,mux-clockG MPpinmux@1400ti,dra7-padconfpinctrl-singlehZ i ?mmc1_pins_default_no_clk_pu0TX\`dhmmc1_pins_default0TX\`dhmmc1_pins_sdr120TX\`dhmmc1_pins_hs0TX\`dhmmc1_pins_sdr250TX\`dhmmc1_pins_sdr500TX\`dhmmc1_pins_ddr500TX\`dhmmc1_pins_sdr1040TX\`dhmmc2_pins_defaultPmmc2_pins_hsPmmc2_pins_ddr_3_3v_rev11Pmmc2_pins_ddr_1_8v_rev11Pmmc2_pins_ddr_rev20Pmmc2_pins_hs200Pmmc4_pins_default0mmc4_pins_hs0mmc3_pins_default0|mmc3_pins_hs0|mmc3_pins_sdr120|mmc3_pins_sdr250|mmc3_pins_sdr500|mmc4_pins_sdr120mmc4_pins_sdr250dcan1_pins_defaultdcan1_pins_sleepscm_conf@1c04syscon scm_conf@1c24syscon$$dma-router@b78ti,dra7-dma-crossbar xdma-router@c78ti,dra7-dma-crossbar x|cm_core_aon@5000ti,dra7-cm-core-aonsimple-busP  P clocksatl_clkin0_ck@ti,dra7-atl-clock Gatl_clkin1_ck@ti,dra7-atl-clock Gatl_clkin2_ck@ti,dra7-atl-clock Gatl_clkin3_ck@ti,dra7-atl-clock Ghdmi_clkin_ck@ fixed-clock0mlb_clkin_ck@ fixed-clockmlbp_clkin_ck@ fixed-clockpciesref_acs_clk_ck@ fixed-clock@ref_clkin0_ck@ fixed-clockref_clkin1_ck@ fixed-clockref_clkin2_ck@ fixed-clockref_clkin3_ck@ fixed-clockrmii_clk_ck@ fixed-clocksdvenc_clkin_ck@ fixed-clocksecure_32k_clk_src_ck@ fixed-clockksys_clk32_crystal_ck@ fixed-clock sys_clk32_pseudo_ck@fixed-factor-clockG b virt_12000000_ck@ fixed-clockYvirt_13000000_ck@ fixed-clock]@virt_16800000_ck@ fixed-clockY[virt_19200000_ck@ fixed-clock$\virt_20000000_ck@ fixed-clock1-Zvirt_26000000_ck@ fixed-clock]virt_27000000_ck@ fixed-clock^virt_38400000_ck@ fixed-clockI_sys_clkin2@ fixed-clockX`usb_otg_clkin_ck@ fixed-clockhvideo1_clkin_ck@ fixed-clock:video1_m2_clkin_ck@ fixed-clock/video2_clkin_ck@ fixed-clock;video2_m2_clkin_ck@ fixed-clock.dpll_abe_ck@1e0@ti,omap4-dpll-m4xen-clockGdpll_abe_x2_ck@ti,omap4-dpll-x2-clockGdpll_abe_m2x2_ck@1f0@ti,divider-clockG*<Sabe_clk@108@ti,divider-clockGjbdpll_abe_m2_ck@1f0@ti,divider-clockG*<Sddpll_abe_m3x2_ck@1f4@ti,divider-clockG*<Sdpll_core_byp_mux@12c@ ti,mux-clockGM,dpll_core_ck@120@ti,omap4-dpll-core-clockG $,(dpll_core_x2_ck@ti,omap4-dpll-x2-clockGdpll_core_h12x2_ck@13c@ti,divider-clockG?*<<Smpu_dpll_hs_clk_div@fixed-factor-clockG dpll_mpu_ck@160@ti,omap5-mpu-dpll-clockG`dlhdpll_mpu_m2_ck@170@ti,divider-clockG*p<Smpu_dclk_div@fixed-factor-clockG odsp_dpll_hs_clk_div@fixed-factor-clockG dpll_dsp_byp_mux@240@ ti,mux-clockGM@dpll_dsp_ck@234@ti,omap4-dpll-clockG48@< #F dpll_dsp_m2_ck@244@ti,divider-clockG *D<S!#F!iva_dpll_hs_clk_div@fixed-factor-clockG "dpll_iva_byp_mux@1ac@ ti,mux-clockG"M#dpll_iva_ck@1a0@ti,omap4-dpll-clockG#$Ep}@$dpll_iva_m2_ck@1b0@ti,divider-clockG$*<S%%%iva_dclk@fixed-factor-clockG% qdpll_gpu_byp_mux@2e4@ ti,mux-clockGM&dpll_gpu_ck@2d8@ti,omap4-dpll-clockG&'Ly@'dpll_gpu_m2_ck@2e8@ti,divider-clockG'*<S(_(k(dpll_core_m2_ck@130@ti,divider-clockG*0<S)core_dpll_out_dclk_div@fixed-factor-clockG) sdpll_ddr_byp_mux@21c@ ti,mux-clockGM*dpll_ddr_ck@210@ti,omap4-dpll-clockG*+dpll_ddr_m2_ck@220@ti,divider-clockG+* <Sedpll_gmac_byp_mux@2b4@ ti,mux-clockGM,dpll_gmac_ck@2a8@ti,omap4-dpll-clockG,-dpll_gmac_m2_ck@2b8@ti,divider-clockG-*<Sfvideo2_dclk_div@fixed-factor-clockG. uvideo1_dclk_div@fixed-factor-clockG/ vhdmi_dclk_div@fixed-factor-clockG0 wper_dpll_hs_clk_div@fixed-factor-clockG Cusb_dpll_hs_clk_div@fixed-factor-clockG Geve_dpll_hs_clk_div@fixed-factor-clockG 1dpll_eve_byp_mux@290@ ti,mux-clockG1M2dpll_eve_ck@284@ti,omap4-dpll-clockG23dpll_eve_m2_ck@294@ti,divider-clockG3*<S4eve_dclk_div@fixed-factor-clockG4 dpll_core_h13x2_ck@140@ti,divider-clockG?*@<Sdpll_core_h14x2_ck@144@ti,divider-clockG?*D<SQdpll_core_h22x2_ck@154@ti,divider-clockG?*T<S<dpll_core_h23x2_ck@158@ti,divider-clockG?*X<SVdpll_core_h24x2_ck@15c@ti,divider-clockG?*\<Sdpll_ddr_x2_ck@ti,omap4-dpll-x2-clockG+5dpll_ddr_h11x2_ck@228@ti,divider-clockG5?*(<Sdpll_dsp_x2_ck@ti,omap4-dpll-x2-clockG 6dpll_dsp_m3x2_ck@248@ti,divider-clockG6*H<S7ׄ7dpll_gmac_x2_ck@ti,omap4-dpll-x2-clockG-8dpll_gmac_h11x2_ck@2c0@ti,divider-clockG8?*<S9dpll_gmac_h12x2_ck@2c4@ti,divider-clockG8?*<Sdpll_gmac_h13x2_ck@2c8@ti,divider-clockG8?*<Sdpll_gmac_m3x2_ck@2bc@ti,divider-clockG8*<Sgmii_m_clk_div@fixed-factor-clockG9 hdmi_clk2_div@fixed-factor-clockG0 hdmi_div_clk@fixed-factor-clockG0 l3_iclk_div@100@ti,divider-clockMGj l4_root_clk_div@fixed-factor-clockG   video1_clk2_div@fixed-factor-clockG: video1_div_clk@fixed-factor-clockG: video2_clk2_div@fixed-factor-clockG; video2_div_clk@fixed-factor-clockG; ipu1_gfclk_mux@520@ ti,mux-clockG<M =<=dummy_ck@ fixed-clockclockdomainsmpu_cm@300 ti,omap4-cm clk@20 ti,clkctrl @ipu_cm@500 ti,omap4-cm clk@40 ti,clkctrl@D@rtc_cm@700 ti,omap4-cm clk@40 ti,clkctrl@@cm_core@8000ti,dra7-cm-coresimple-bus0 0clocksdpll_pcie_ref_ck@200@ti,omap4-dpll-clockG >dpll_pcie_ref_m2ldo_ck@210@ti,divider-clockG>*<S?apll_pcie_in_clk_mux@4ae06118 ti,mux-clockG?@@MAapll_pcie_ck@21c@ti,dra7-apll-clockGA> Boptfclk_pciephy_div@4a00821cti,divider-clockGB@Mapll_pcie_clkvcoldo@fixed-factor-clockGB apll_pcie_clkvcoldo_div@fixed-factor-clockGB apll_pcie_m2_ck@fixed-factor-clockGB jdpll_per_byp_mux@14c@ ti,mux-clockGCMLDdpll_per_ck@140@ti,omap4-dpll-clockGD@DLHEdpll_per_m2_ck@150@ti,divider-clockGE*P<SFfunc_96m_aon_dclk_div@fixed-factor-clockGF xdpll_usb_byp_mux@18c@ ti,mux-clockGGMHdpll_usb_ck@180@ti,omap4-dpll-j-type-clockGHIdpll_usb_m2_ck@190@ti,divider-clockGI*<SMdpll_pcie_ref_m2_ck@210@ti,divider-clockG>*<Sidpll_per_x2_ck@ti,omap4-dpll-x2-clockGEJdpll_per_h11x2_ck@158@ti,divider-clockGJ?*X<SKdpll_per_h12x2_ck@15c@ti,divider-clockGJ?*\<Sdpll_per_h13x2_ck@160@ti,divider-clockGJ?*`<Sdpll_per_h14x2_ck@164@ti,divider-clockGJ?*d<SRdpll_per_m2x2_ck@150@ti,divider-clockGJ*P<SLdpll_usb_clkdcoldo@fixed-factor-clockGI Ofunc_128m_clk@fixed-factor-clockGK func_12m_fclk@fixed-factor-clockGL func_24m_clk@fixed-factor-clockGF func_48m_fclk@fixed-factor-clockGL func_96m_fclk@fixed-factor-clockGL l3init_60m_fclk@104@ti,divider-clockGMclkout2_clk@6b0@ti,gate-clockGNMl3init_960m_gfclk@6c0@ti,gate-clockGOMusb_phy1_always_on_clk32k@640@ti,gate-clockGPM@usb_phy2_always_on_clk32k@688@ti,gate-clockGPMusb_phy3_always_on_clk32k@698@ti,gate-clockGPMgpu_core_gclk_mux@1220@ ti,mux-clock GQR(M S(Sgpu_hyd_gclk_mux@1220@ ti,mux-clock GQR(M T(Tl3instr_ts_gclk_div@e50@ti,divider-clockGUMP  vip1_gclk_mux@1020@ ti,mux-clockG VM vip2_gclk_mux@1028@ ti,mux-clockG VM(vip3_gclk_mux@1030@ ti,mux-clockG VM0clockdomainscoreaon_clkdmti,clockdomainGIcoreaon_cm@600 ti,omap4-cm clk@20 ti,clkctrl @l3main1_cm@700 ti,omap4-cm clk@20 ti,clkctrl t@dma_cm@a00 ti,omap4-cm   clk@20 ti,clkctrl @emif_cm@b00 ti,omap4-cm   clk@20 ti,clkctrl @atl_cm@c00 ti,omap4-cm   clk@0 ti,clkctrl@l4cfg_cm@d00 ti,omap4-cm   clk@20 ti,clkctrl @l3instr_cm@e00 ti,omap4-cm clk@20 ti,clkctrl @dss_cm@1100 ti,omap4-cm clk@20 ti,clkctrl @l3init_cm@1300 ti,omap4-cm clk@20 ti,clkctrl @l4per_cm@1700 ti,omap4-cm clk@0 ti,clkctrl @ WhXWl4@4ae00000ti,dra7-l4-wkupsimple-bus Jcounter@4000ti,omap-counter32k@@ counter_32kprm@6000ti,dra7-prmsimple-bus`0  `0clockssys_clkin1@110@ ti,mux-clockGYZ[\]^_<abe_dpll_sys_clk_mux@118@ ti,mux-clockG`aabe_dpll_bypass_clk_mux@114@ ti,mux-clockGaPabe_dpll_clk_mux@10c@ ti,mux-clockGaP abe_24m_fclk@11c@ti,divider-clockGXaess_fclk@178@ti,divider-clockGbxcabe_giclk_div@174@ti,divider-clockGctabe_lp_clk_div@1d8@ti,divider-clockG abe_sys_clk_div@120@ti,divider-clockG adc_gfclk_mux@1dc@ ti,mux-clock G`Psys_clk1_dclk_div@1c8@ti,divider-clockG@jlsys_clk2_dclk_div@1cc@ti,divider-clockG`@jmper_abe_x1_dclk_div@1bc@ti,divider-clockGd@jndsp_gclk_div@18c@ti,divider-clockG!@jpgpu_dclk@1a0@ti,divider-clockG(@jremif_phy_dclk_div@190@ti,divider-clockGe@jtgmac_250m_dclk_div@19c@ti,divider-clockGf@jggmac_main_clk@fixed-factor-clockGg l3init_480m_dclk_div@1ac@ti,divider-clockGM@jyusb_otg_dclk_div@184@ti,divider-clockGh@jzsata_dclk_div@1c0@ti,divider-clockG@j{pcie2_dclk_div@1b8@ti,divider-clockGi@j|pcie_dclk_div@1b4@ti,divider-clockGj@j}emu_dclk_div@194@ti,divider-clockG@j~secure_32k_dclk_div@1c4@ti,divider-clockGk@jclkoutmux0_clk_mux@158@ ti,mux-clockXGlmnopqrstguvwxyz{|}~Xclkoutmux1_clk_mux@15c@ ti,mux-clockXGlmnopqrstguvwxyz{|}~\clkoutmux2_clk_mux@160@ ti,mux-clockXGlmnopqrstguvwxyz{|}~`Ncustefuse_sys_gfclk_div@fixed-factor-clockG eve_clk@180@ ti,mux-clockG47hdmi_dpll_clk_mux@164@ ti,mux-clockG`dmlb_clk@134@ti,divider-clockG@4jmlbp_clk@130@ti,divider-clockG@0jper_abe_x1_gfclk2_div@138@ti,divider-clockGd@8jtimer_sys_clk_div@144@ti,divider-clockGDvideo1_dpll_clk_mux@168@ ti,mux-clockG`hvideo2_dpll_clk_mux@16c@ ti,mux-clockG`lwkupaon_iclk_mux@108@ ti,mux-clockGUclockdomainswkupaon_cm@1800 ti,omap4-cm clk@20 ti,clkctrl l@scm_conf@c000sysconaxi@0 simple-busQQ0 pcie@51000000Q Q L rc_dbicsti_confconfig'pci0ہ0 00 pcie1 pcie-phy0` 'okayti,dra746-pcie-rcti,dra7-pcie Binterrupt-controller pcie_ep@51000000 Q(Q LQ(&ep_dbicsti_confep_dbics2addr_space HWpcie1 pcie-phy0 ' disabled"ti,dra746-pcie-epti,dra7-pcie-epaxi@1 simple-busQQ00 disabledpcie@51800000Q Q L rc_dbicsti_confconfigcd'pci0ہ0000 pcie2 pcie-phy0` 'ti,dra746-pcie-rcti,dra7-pcieinterrupt-controller ocmcram@40300000 mmio-sram@0 @0sram-hs@0ti,secure-ramocmcram@40400000 disabled mmio-sram@@ @@ocmcram@40500000 disabled mmio-sram@P @Pbandgap@4a0021e00J! J#, J#,J#? ;Ndpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk pciephy@4a095000ti,phy-pipe3-pcieJ PJ Tdphy_rxphy_tx  *4G>? ;Ndpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk  disabledsata@4a141100snps,dwc-ahciJJ 1 sata-phy Ghsata 5rtc@48838000ti,am3352-rtcHrtcssGPokay Gocp2scp@4a080000ti,omap-ocp2scpJ  ocp2scp1phy@4a084000ti,dra7x-usb2ti,omap-usb2J@ GNwkupclkrefclk  Sphy@4a085000 ti,dra7x-usb2-phy2ti,omap-usb2JP tG Nwkupclkrefclk  Sphy@4a084400 ti,omap-usb3JDJHdJL@phy_rxphy_txpll_ctrl pGNwkupclksysclkrefclk target-module@4a0dd000ti,sysc-omap4-srti,syscsmartreflex_coreJ 8sysc ^ k GNfck J target-module@4a0d9000ti,sysc-omap4-srti,syscsmartreflex_mpuJ 8sysc ^ k GNfck J omap_dwc3_1@48880000ti,dwc3 usb_otg_ss1H H yusb@48890000 snps,dwc3Hp$GGHperipheralhostotgusb2-phyusb3-phy super-speed host  omap_dwc3_2@488c0000ti,dwc3 usb_otg_ss2H W y usb@488d0000 snps,dwc3Hp$IIWperipheralhostotg usb2-phy high-speed otg    omap_dwc3_3@48900000ti,dwc3 usb_otg_ss3H X y disabledusb@48910000 snps,dwc3Hp$XXXperipheralhostotg high-speed otg  elm@48078000ti,am3352-elmH elm disabledgpmc@50000000ti,am3352-gpmcgpmcP|  rxtx    disabledatl@4843c000 ti,dra7-atlHCatl  GNfck disabledmcasp@48460000ti,dra7-mcasp-audiomcasp1HF Empudathgtxrxtxrx$GNfckahclkxahclkr disabledmcasp@48464000ti,dra7-mcasp-audiomcasp2HF@ Empudattxrxtxrx$GW`W`W`Nfckahclkxahclkr disabledmcasp@48468000ti,dra7-mcasp-audiomcasp3HF FmpudattxrxtxrxGWhWh Nfckahclkx disabledmcasp@4846c000ti,dra7-mcasp-audiomcasp4HF HC`mpudattxrxtxrxGWW Nfckahclkx disabledmcasp@48470000ti,dra7-mcasp-audiomcasp5HG HCmpudattxrxtxrxGWxWx Nfckahclkx disabledmcasp@48474000ti,dra7-mcasp-audiomcasp6HG@ HDmpudattxrxtxrxGWW Nfckahclkx disabledmcasp@48478000ti,dra7-mcasp-audiomcasp7HG HEmpudattxrxtxrxGWW Nfckahclkx disabledmcasp@4847c000ti,dra7-mcasp-audiomcasp8HG HE@mpudattxrxtxrxGWW Nfckahclkx disabledcrossbar@4a002a48ti,irq-crossbarJ*H0&   , D P a  nethernet@48484000ti,dra7-cpswti,cpswgmacG Nfckcpts       xL HH@HHR. 0NOPQ okay mdio@48485000ti,cpsw-mdioti,davinci_mdio davinci_mdio B@HHPslave@48480200   rgmii !slave@48480300   rgmii !cpsw-phy-sel@4a002554ti,dra7xx-cpsw-phy-selJ%T gmii-selcan@4ae3c000ti,dra7-d_candcan1J  4 X  Ghokayvdefaultsleepactivecan@48480000ti,dra7-d_candcan2HH  4 X G disableddss@58000000 ti,dra7-dss disabled dss_core C 8(XX@TXC XTX (dsspll1_clkctrlpll1pll2_clkctrlpll2$G Nfckvideo1_clkvideo2_clkdispc@58001000ti,dra7-dispcX  dss_dispc GNfck S 4encoder@58060000 ti,dra7-hdmi XXXXwppllphycore ` disabled dss_hdmiG  Nfcksys_clkL audio_txepwmss@4843e000 ti,dra746-pwmssti,am33xx-pwmssHC0epwmss0 disabledpwm@4843e200"ti,dra746-ehrpwmti,am3352-ehrpwm ^HCG  Ntbclkfck disabledecap@4843e100ti,dra746-ecapti,am3352-ecap ^HCG Nfck disabledepwmss@48440000 ti,dra746-pwmssti,am33xx-pwmssHD0epwmss1 disabledpwm@48440200"ti,dra746-ehrpwmti,am3352-ehrpwm ^HDG  Ntbclkfck disabledecap@48440100ti,dra746-ecapti,am3352-ecap ^HDG Nfck disabledepwmss@48442000 ti,dra746-pwmssti,am33xx-pwmssHD 0epwmss2 disabledpwm@48442200"ti,dra746-ehrpwmti,am3352-ehrpwm ^HD"G  Ntbclkfck disabledecap@48442100ti,dra746-ecapti,am3352-ecap ^HD!G Nfck disabledaes@4b500000 ti,omap4-aesaes1KP PontxrxG Nfckaes@4b700000 ti,omap4-aesaes2Kp ;rqtxrxG Nfckdes@480a5000 ti,omap4-desdesH P MuttxrxG Nfcksham@53100000ti,omap5-shamshamK . wrxG Nfckrng@48090000 ti,omap4-rngrngH  /G Nfckopp-supply@4a003b20ti,omap5-opp-supplyJ;  i,@v {`dsp_system@41500000sysconAPomap_dwc3_4@48940000ti,dwc3 usb_otg_ss4H Z y disabledusb@48950000 snps,dwc3Hp$YYZperipheralhostotg high-speed otgmmu@41501000ti,dra7-dsp-iommuAP  mmu0_dsp2 disabledmmu@41502000ti,dra7-dsp-iommuAP   mmu1_dsp2 disabledthermal-zonescpu_thermal    tripscpu_alert _ .passivecpu_crit (  .criticalcooling-mapsmap0  gpu_thermal    tripsgpu_crit (  .criticalcore_thermal    tripscore_crit (  .criticaldspeve_thermal    tripsdspeve_crit (  .criticaliva_thermal    tripsiva_crit (  .criticalpmuarm,cortex-a15-pmu&fixedregulator-vmainregulator-fixedVMAINLK@(LK@yfixedregulator-v3_3dregulator-fixedV3_3D 2Z(2Zyfixedregulator-vttregulator-fixed vtt_fixed 2Z(2Zyleds-iio disabled gpio-ledsled-out0out0 B offled-out1out1 B offled-out2out2 B offled-out3out3 B offled-out4out4 B offled-out5out5 B offled-out6out6 B offled-out7out7 B offmemory@0'memorystatus-leds gpio-ledscpu0-ledstatus0:red:cpu0 B off cpu0usr0-ledstatus0:green:usr B  offheartbeat-ledstatus0:blue:heartbeat B  off heartbeatcpu1-ledstatus1:red:cpu1 B  off cpu1usr1-ledstatus1:green:usr B offmmc0-ledstatus1:blue:mmc0 B off mmc0 #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathi2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9ethernet0ethernet1d_can0d_can1spi0rtc0rtc1statusinterruptsinterrupt-controller#interrupt-cellsregphandledevice_typeoperating-points-v2clocksclock-namesclock-latency#cooling-cellsvbb-supplyvdd-supplysysconopp-sharedopp-hzopp-microvoltopp-supported-hwopp-suspendti,hwmodsrangesdma-rangesinterrupts-extendedregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shift#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pins#syscon-cells#dma-cellsdma-requeststi,dma-safe-mapdma-mastersclock-frequencyclock-multclock-divti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitti,index-power-of-twoassigned-clocksassigned-clock-ratesassigned-clock-parentsti,dividersreg-namesbus-rangenum-laneslinux,pci-domainphysphy-namesinterrupt-map-maskinterrupt-mapti,syscon-unaligned-accessgpiosnum-ib-windowsnum-ob-windows#thermal-sensor-cellspinctrl-pin-arraydma-channelsinterrupt-namesti,tptcsgpio-controller#gpio-cellsdmasdma-names#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-secure#hwlock-cellsti,system-power-controllerti,palmas-override-powerholdsmps12-in-supplysmps3-in-supplysmps45-in-supplysmps6-in-supplysmps7-in-supplysmps8-in-supplysmps9-in-supplyldo1-in-supplyldo2-in-supplyldo3-in-supplyldo4-in-supplyldo9-in-supplyldoln-in-supplyldousb-in-supplyldortc-in-supplyregulator-always-onregulator-boot-onwakeup-sourceti,palmas-long-press-secondsti,enable-vbus-detectionti,enable-id-detectionid-gpiovbus-gpiopbias-supplymax-frequencymmc-ddr-1_8vmmc-ddr-3_3vvmmc-supplyvqmmc-supplybus-widthcd-gpiosno-1-8-vpinctrl-namespinctrl-0pinctrl-1sdhci-caps-maskmmc-hs200-1_8vnon-removablepinctrl-2#iommu-cellsti,syscon-mmuconfigti,iommu-bus-err-backti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infoti,spi-num-csti,pindir-d0-out-d1-inspi-max-frequencyspi-cpolload-gpiossyscon-chipselectsspi-tx-bus-widthspi-rx-bus-widthlabelsyscon-phy-powersyscon-pllreset#phy-cellssyscon-pcsports-implementedext-clk-srcphy-supplyti,sysc-maskti,sysc-sidleutmi-modemaximum-speeddr_modesnps,dis_u3_susphy_quirksnps,dis_u2_susphy_quirkextconsnps,dis_metastability_quirkgpmc,num-csgpmc,num-waitpinsti,provided-clocksti,max-irqsti,max-crossbar-sourcesti,reg-sizeti,irqs-reservedti,irqs-skipti,irqs-safe-mapcpdma_channelsale_entriesbd_ram_sizemac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftti,no-idledual_emacbus_freqmac-addressphy_idphy-modedual_emac_res_vlansyscon-raminitsyscon-pll-ctrlsyscon-pol#pwm-cellsti,efuse-settingsti,absolute-max-voltage-uvpolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicevin-supplydefault-statelinux,default-trigger