58)( O)L ti,am5728-idkti,dra762ti,dra7&7TI AM5748 IDKchosen=/ocp/serial@48020000aliasesI/ocp/i2c@48070000N/ocp/i2c@48072000S/ocp/i2c@48060000X/ocp/i2c@4807a000]/ocp/i2c@4807c000b/ocp/serial@4806a000j/ocp/serial@4806c000r/ocp/serial@48020000z/ocp/serial@4806e000/ocp/serial@48066000/ocp/serial@48068000/ocp/serial@48420000/ocp/serial@48422000/ocp/serial@48424000/ocp/serial@4ae2b000&/ocp/ethernet@48484000/slave@48480200&/ocp/ethernet@48484000/slave@48480300/ocp/can@4ae3c000/ocp/can@48480000/ocp/spi@4b300000-/ocp/i2c@48070000/tps659038@58/tps659038_rtc/ocp/rtc@48838000timerarm,armv7-timer disabled0   &interrupt-controller@48211000arm,cortex-a15-gic @H!H! H!@ H!`   &interrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu H(&cpuscpu@0'cpuarm,cortex-a153GNcpuZhwcpu@1'cpuarm,cortex-a153GNcpuZhwopp-tableoperating-points-v2-ti-cpuopp_nom-1000000000;, P0, P0opp_od-1176000000FV@ @@ @opp_high@1500000000Yh/v~v~socti,omap-inframpu ti,omap5-mpumpuocpti,dra7-l3-nocsimple-bus׀l3_main_1l3_main_2 DE  l4@4a000000ti,dra7-l4-cfgsimple-bus J"scm@2000ti,dra7-scm-coresimple-bus   scm_conf@0sysconsimple-bus pbias_regulator@e00ti,pbias-dra7ti,pbias-omappbias_mmc_omap5pbias_mmc_omap5w@2Zclocksdss_deshdcp_clk@5585ti,gate-clockG BXehrpwm0_tbclk@5585ti,gate-clockG BXehrpwm1_tbclk@5585ti,gate-clockG BXehrpwm2_tbclk@5585ti,gate-clockG BXsys_32k_ck5 ti,mux-clockG BQdpll_gmac_h14x2_ctrl_ck@3fc5ti,divider-clockG O?BZgwĴdpll_gmac_h14x2_ctrl_mux_ck@3fc5 ti,mux-clockGBZgmcan_clk@3fc5ti,gate-clockGBpinmux@1400ti,dra7-padconfpinctrl-singleh  ?mmc1_pins_default_no_clk_pu0TX\`dhmmc1_pins_default0TX\`dhmmc1_pins_hs0TX\`dhmmc1_pins_sdr500TX\`dhmmc1_pins_ddr500TX\`dhmmc2_pins_defaultPmmc2_pins_hs200Pmmc3_pins_default0|mmc4_pins_hs0dcan1_pins_defaultdcan1_pins_sleepscm_conf@1c04syscon scm_conf@1c24syscon$$dma-router@b78ti,dra7-dma-crossbar x'7dma-router@c78ti,dra7-dma-crossbar x|'7cm_core_aon@5000ti,dra7-cm-core-aonsimple-busP  P clocksatl_clkin0_ck5ti,dra7-atl-clock Gatl_clkin1_ck5ti,dra7-atl-clock Gatl_clkin2_ck5ti,dra7-atl-clock Gatl_clkin3_ck5ti,dra7-atl-clock Ghdmi_clkin_ck5 fixed-clockC2mlb_clkin_ck5 fixed-clockCmlbp_clkin_ck5 fixed-clockCpciesref_acs_clk_ck5 fixed-clockCAref_clkin0_ck5 fixed-clockCref_clkin1_ck5 fixed-clockCref_clkin2_ck5 fixed-clockCref_clkin3_ck5 fixed-clockCrmii_clk_ck5 fixed-clockCsdvenc_clkin_ck5 fixed-clockCsecure_32k_clk_src_ck5 fixed-clockClsys_clk32_crystal_ck5 fixed-clockC sys_clk32_pseudo_ck5fixed-factor-clockGS^b virt_12000000_ck5 fixed-clockCZvirt_13000000_ck5 fixed-clockC]@virt_16800000_ck5 fixed-clockCY\virt_19200000_ck5 fixed-clockC$]virt_20000000_ck5 fixed-clockC1-[virt_26000000_ck5 fixed-clockC^virt_27000000_ck5 fixed-clockC_virt_38400000_ck5 fixed-clockCI`sys_clkin25 fixed-clockCXausb_otg_clkin_ck5 fixed-clockCivideo1_clkin_ck5 fixed-clockC;video1_m2_clkin_ck5 fixed-clockC1video2_clkin_ck5 fixed-clockC<video2_m2_clkin_ck5 fixed-clockC0dpll_abe_ck@1e05ti,omap4-dpll-m4xen-clockGdpll_abe_x2_ck5ti,omap4-dpll-x2-clockGdpll_abe_m2x2_ck@1f05ti,divider-clockGOhzabe_clk@1085ti,divider-clockGOcdpll_abe_m2_ck@1f05ti,divider-clockGOhzedpll_abe_m3x2_ck@1f45ti,divider-clockGOhzdpll_core_byp_mux@12c5 ti,mux-clockGB,dpll_core_ck@1205ti,omap4-dpll-core-clockG $,(dpll_core_x2_ck5ti,omap4-dpll-x2-clockGdpll_core_h12x2_ck@13c5ti,divider-clockGO?h<zmpu_dpll_hs_clk_div5fixed-factor-clockGS^dpll_mpu_ck@1605ti,omap5-mpu-dpll-clockG`dlhdpll_mpu_m2_ck@1705ti,divider-clockGOhpz mpu_dclk_div5fixed-factor-clockG S^pdsp_dpll_hs_clk_div5fixed-factor-clockGS^!dpll_dsp_byp_mux@2405 ti,mux-clockG!B@"dpll_dsp_ck@2345ti,omap4-dpll-clockG"48@<g#w#F#dpll_dsp_m2_ck@2445ti,divider-clockG#OhDzg$w#F$iva_dpll_hs_clk_div5fixed-factor-clockGS^%dpll_iva_byp_mux@1ac5 ti,mux-clockG%B&dpll_iva_ck@1a05ti,omap4-dpll-clockG&g'wEp}@'dpll_iva_m2_ck@1b05ti,divider-clockG'Ohzg(w%(iva_dclk5fixed-factor-clockG(S^rdpll_gpu_byp_mux@2e45 ti,mux-clockGB)dpll_gpu_ck@2d85ti,omap4-dpll-clockG)g*wLy@*dpll_gpu_m2_ck@2e85ti,divider-clockG*Ohzg+w_(k+dpll_core_m2_ck@1305ti,divider-clockGOh0z,core_dpll_out_dclk_div5fixed-factor-clockG,S^tdpll_ddr_byp_mux@21c5 ti,mux-clockGB-dpll_ddr_ck@2105ti,omap4-dpll-clockG-.dpll_ddr_m2_ck@2205ti,divider-clockG.Oh zfdpll_gmac_byp_mux@2b45 ti,mux-clockGB/dpll_gmac_ck@2a85ti,omap4-dpll-clockG/dpll_gmac_m2_ck@2b85ti,divider-clockGOhzgvideo2_dclk_div5fixed-factor-clockG0S^vvideo1_dclk_div5fixed-factor-clockG1S^whdmi_dclk_div5fixed-factor-clockG2S^xper_dpll_hs_clk_div5fixed-factor-clockGS^Dusb_dpll_hs_clk_div5fixed-factor-clockGS^Heve_dpll_hs_clk_div5fixed-factor-clockGS^3dpll_eve_byp_mux@2905 ti,mux-clockG3B4dpll_eve_ck@2845ti,omap4-dpll-clockG45dpll_eve_m2_ck@2945ti,divider-clockG5Ohz6eve_dclk_div5fixed-factor-clockG6S^dpll_core_h13x2_ck@1405ti,divider-clockGO?h@zdpll_core_h14x2_ck@1445ti,divider-clockGO?hDzRdpll_core_h22x2_ck@1545ti,divider-clockGO?hTz=dpll_core_h23x2_ck@1585ti,divider-clockGO?hXzWdpll_core_h24x2_ck@15c5ti,divider-clockGO?h\zdpll_ddr_x2_ck5ti,omap4-dpll-x2-clockG.7dpll_ddr_h11x2_ck@2285ti,divider-clockG7O?h(zdpll_dsp_x2_ck5ti,omap4-dpll-x2-clockG#8dpll_dsp_m3x2_ck@2485ti,divider-clockG8OhHzg9wׄ9dpll_gmac_x2_ck5ti,omap4-dpll-x2-clockG dpll_gmac_h11x2_ck@2c05ti,divider-clockG O?hz:dpll_gmac_h12x2_ck@2c45ti,divider-clockG O?hzdpll_gmac_h13x2_ck@2c85ti,divider-clockG O?hzdpll_gmac_m3x2_ck@2bc5ti,divider-clockG Ohzgmii_m_clk_div5fixed-factor-clockG:S^hdmi_clk2_div5fixed-factor-clockG2S^hdmi_div_clk5fixed-factor-clockG2S^l3_iclk_div@1005ti,divider-clockOBG l4_root_clk_div5fixed-factor-clockG S^ video1_clk2_div5fixed-factor-clockG;S^video1_div_clk5fixed-factor-clockG;S^video2_clk2_div5fixed-factor-clockG<S^video2_div_clk5fixed-factor-clockG<S^ipu1_gfclk_mux@5205 ti,mux-clockG=B g>=>dummy_ck5 fixed-clockCclockdomainsmpu_cm@300 ti,omap4-cm clk@20 ti,clkctrl 5ipu_cm@500 ti,omap4-cm clk@40 ti,clkctrl@D5rtc_cm@700 ti,omap4-cm clk@40 ti,clkctrl@5cm_core@8000ti,dra7-cm-coresimple-bus0 0clocksdpll_pcie_ref_ck@2005ti,omap4-dpll-clockG ?dpll_pcie_ref_m2ldo_ck@2105ti,divider-clockG?Ohz@apll_pcie_in_clk_mux@4ae06118 ti,mux-clockG@A5BBapll_pcie_ck@21c5ti,dra7-apll-clockGB? Coptfclk_pciephy_div@4a00821cti,divider-clockGC5BOapll_pcie_clkvcoldo5fixed-factor-clockGCS^apll_pcie_clkvcoldo_div5fixed-factor-clockGCS^apll_pcie_m2_ck5fixed-factor-clockGCS^kdpll_per_byp_mux@14c5 ti,mux-clockGDBLEdpll_per_ck@1405ti,omap4-dpll-clockGE@DLHFdpll_per_m2_ck@1505ti,divider-clockGFOhPzGfunc_96m_aon_dclk_div5fixed-factor-clockGGS^ydpll_usb_byp_mux@18c5 ti,mux-clockGHBIdpll_usb_ck@1805ti,omap4-dpll-j-type-clockGIJdpll_usb_m2_ck@1905ti,divider-clockGJOhzNdpll_pcie_ref_m2_ck@2105ti,divider-clockG?Ohzjdpll_per_x2_ck5ti,omap4-dpll-x2-clockGFKdpll_per_h11x2_ck@1585ti,divider-clockGKO?hXzLdpll_per_h12x2_ck@15c5ti,divider-clockGKO?h\zdpll_per_h13x2_ck@1605ti,divider-clockGKO?h`zdpll_per_h14x2_ck@1645ti,divider-clockGKO?hdzSdpll_per_m2x2_ck@1505ti,divider-clockGKOhPzMdpll_usb_clkdcoldo5fixed-factor-clockGJS^Pfunc_128m_clk5fixed-factor-clockGLS^func_12m_fclk5fixed-factor-clockGMS^func_24m_clk5fixed-factor-clockGGS^func_48m_fclk5fixed-factor-clockGMS^func_96m_fclk5fixed-factor-clockGMS^l3init_60m_fclk@1045ti,divider-clockGNclkout2_clk@6b05ti,gate-clockGOBl3init_960m_gfclk@6c05ti,gate-clockGPBusb_phy1_always_on_clk32k@6405ti,gate-clockGQB@usb_phy2_always_on_clk32k@6885ti,gate-clockGQBusb_phy3_always_on_clk32k@6985ti,gate-clockGQBgpu_core_gclk_mux@12205 ti,mux-clock GRS+B gT+Tgpu_hyd_gclk_mux@12205 ti,mux-clock GRS+B gU+Ul3instr_ts_gclk_div@e505ti,divider-clockGVBP  vip1_gclk_mux@10205 ti,mux-clockG WB vip2_gclk_mux@10285 ti,mux-clockG WB(vip3_gclk_mux@10305 ti,mux-clockG WB0clockdomainscoreaon_clkdmti,clockdomainGJcoreaon_cm@600 ti,omap4-cm clk@20 ti,clkctrl 5l3main1_cm@700 ti,omap4-cm clk@20 ti,clkctrl t5dma_cm@a00 ti,omap4-cm   clk@20 ti,clkctrl 5emif_cm@b00 ti,omap4-cm   clk@20 ti,clkctrl 5atl_cm@c00 ti,omap4-cm   clk@0 ti,clkctrl5l4cfg_cm@d00 ti,omap4-cm   clk@20 ti,clkctrl 5l3instr_cm@e00 ti,omap4-cm clk@20 ti,clkctrl 5dss_cm@1100 ti,omap4-cm clk@20 ti,clkctrl 5l3init_cm@1300 ti,omap4-cm clk@20 ti,clkctrl 5l4per_cm@1700 ti,omap4-cm clk@0 ti,clkctrl 5 gXhYXl4@4ae00000ti,dra7-l4-wkupsimple-bus Jcounter@4000ti,omap-counter32k@@ counter_32kprm@6000ti,dra7-prmsimple-bus`0  `0clockssys_clkin1@1105 ti,mux-clockGZ[\]^_`zabe_dpll_sys_clk_mux@1185 ti,mux-clockGababe_dpll_bypass_clk_mux@1145 ti,mux-clockGbQabe_dpll_clk_mux@10c5 ti,mux-clockGbQ abe_24m_fclk@11c5ti,divider-clockGYaess_fclk@1785ti,divider-clockGcxOdabe_giclk_div@1745ti,divider-clockGdtOabe_lp_clk_div@1d85ti,divider-clockG abe_sys_clk_div@1205ti,divider-clockG Oadc_gfclk_mux@1dc5 ti,mux-clock GaQsys_clk1_dclk_div@1c85ti,divider-clockGO@msys_clk2_dclk_div@1cc5ti,divider-clockGaO@nper_abe_x1_dclk_div@1bc5ti,divider-clockGeO@odsp_gclk_div@18c5ti,divider-clockG$O@qgpu_dclk@1a05ti,divider-clockG+O@semif_phy_dclk_div@1905ti,divider-clockGfO@ugmac_250m_dclk_div@19c5ti,divider-clockGgO@hgmac_main_clk5fixed-factor-clockGhS^l3init_480m_dclk_div@1ac5ti,divider-clockGNO@zusb_otg_dclk_div@1845ti,divider-clockGiO@{sata_dclk_div@1c05ti,divider-clockGO@|pcie2_dclk_div@1b85ti,divider-clockGjO@}pcie_dclk_div@1b45ti,divider-clockGkO@~emu_dclk_div@1945ti,divider-clockGO@secure_32k_dclk_div@1c45ti,divider-clockGlO@clkoutmux0_clk_mux@1585 ti,mux-clockXGmnopqrstuhvwxyz{|}~Xclkoutmux1_clk_mux@15c5 ti,mux-clockXGmnopqrstuhvwxyz{|}~\clkoutmux2_clk_mux@1605 ti,mux-clockXGmnopqrstuhvwxyz{|}~`Ocustefuse_sys_gfclk_div5fixed-factor-clockGS^eve_clk@1805 ti,mux-clockG69hdmi_dpll_clk_mux@1645 ti,mux-clockGadmlb_clk@1345ti,divider-clockGO@4mlbp_clk@1305ti,divider-clockGO@0per_abe_x1_gfclk2_div@1385ti,divider-clockGeO@8timer_sys_clk_div@1445ti,divider-clockGDOvideo1_dpll_clk_mux@1685 ti,mux-clockGahvideo2_dpll_clk_mux@16c5 ti,mux-clockGalwkupaon_iclk_mux@1085 ti,mux-clockGVclockdomainswkupaon_cm@1800 ti,omap4-cm clk@20 ti,clkctrl l5scm_conf@c000sysconaxi@0 simple-busQQ0 pcie@51000000Q Q L rc_dbicsti_confconfig'pci0Ё0 00 pcie1 pcie-phy0` )okayti,dra746-pcie-rcti,dra7-pcie Dinterrupt-controller pcie_ep@51000000 Q(Q LQ(&ep_dbicsti_confep_dbics2addr_space JYpcie1 pcie-phy0 ) disabled"ti,dra746-pcie-epti,dra7-pcie-epaxi@1 simple-busQQ00 disabledpcie@51800000Q Q L rc_dbicsti_confconfigcd'pci0Ё0000 pcie2 pcie-phy0` )ti,dra746-pcie-rcti,dra7-pcieinterrupt-controller ocmcram@40300000 mmio-sram@0 @0sram-hs@0ti,secure-ramocmcram@40400000 disabled mmio-sram@@ @@ocmcram@40500000 disabled mmio-sram@P @Pbandgap@4a0021e00J! J#, J#,J#