80(R5Freescale i.MX6 Quad DHCOM Premium Developer Kit (2)1!dh,imx6q-dhcom-pdk2dh,imx6q-dhcom-somfsl,imx6qchosen6,/soc/aips-bus@2000000/spba-bus@2000000/serial@2020000memory8memoryaliases'D/soc/aips-bus@2100000/ethernet@2188000&N/soc/aips-bus@2000000/flexcan@2090000&S/soc/aips-bus@2000000/flexcan@2094000#X/soc/aips-bus@2000000/gpio@209c000#^/soc/aips-bus@2000000/gpio@20a0000#d/soc/aips-bus@2000000/gpio@20a4000#j/soc/aips-bus@2000000/gpio@20a8000#p/soc/aips-bus@2000000/gpio@20ac000#v/soc/aips-bus@2000000/gpio@20b0000#|/soc/aips-bus@2000000/gpio@20b4000"/soc/aips-bus@2100000/i2c@21a0000"/soc/aips-bus@2100000/i2c@21a4000"/soc/aips-bus@2100000/i2c@21a8000/soc/ipu@2400000$/soc/aips-bus@2100000/usdhc@2194000$/soc/aips-bus@2100000/usdhc@2198000$/soc/aips-bus@2100000/usdhc@219c000$/soc/aips-bus@2100000/usdhc@21900006/soc/aips-bus@2000000/spba-bus@2000000/serial@2020000%/soc/aips-bus@2100000/serial@21e8000%/soc/aips-bus@2100000/serial@21ec000%/soc/aips-bus@2100000/serial@21f0000%/soc/aips-bus@2100000/serial@21f40005/soc/aips-bus@2000000/spba-bus@2000000/ecspi@20080005/soc/aips-bus@2000000/spba-bus@2000000/ecspi@200c0005/soc/aips-bus@2000000/spba-bus@2000000/ecspi@20100005/soc/aips-bus@2000000/spba-bus@2000000/ecspi@2014000%/soc/aips-bus@2000000/usbphy@20c9000%/soc/aips-bus@2000000/usbphy@20ca000/soc/ipu@28000005/soc/aips-bus@2000000/spba-bus@2000000/ecspi@2018000clocksckil!fsl,imx-ckilfixed-clock ckih1!fsl,imx-ckih1fixed-clock osc!fsl,imx-oscfixed-clock n6tempmon!fsl,imx6q-tempmon .19EVldb!fsl,imx6q-ldbfsl,imx53-ldb] adisabled@V!"'()*8hdi0_plldi1_plldi0_seldi1_seldi2_seldi3_seldi0di1lvds-channel@0t adisabledport@0tendpointxYport@1tendpointx]port@2tendpointxcport@3tendpointx glvds-channel@1t adisabledport@0tendpointx Zport@1tendpointx ^port@2tendpointx dport@3tendpointx hpmu!arm,cortex-a9-pmu .^soc !simple-busdma-apbh@110000&!fsl,imx6q-dma-apbhfsl,imx28-dma-apbht 0.    gpmi0gpmi1gpmi2gpmi3Vjgpmi-nand@112000!fsl,imx6q-gpmi-nandt @ gpmi-nandbch .bch(V0hgpmi_iogpmi_apbgpmi_bchgpmi_bch_apbper1_bchrx-tx adisabledhdmi@120000t .s]V{| hiahbisfraokay!fsl,imx6q-hdmiport@0tendpointxWport@1tendpointx[port@2tendpointxaport@3tendpointxegpu@130000 !vivante,gct@ . VzJhbuscoreshadergpu@134000 !vivante,gct@@ . Vy hbuscoretimer@a00600!arm,cortex-a9-twd-timert  . Vinterrupt-controller@a01000!arm,cortex-a9-gictl2-cache@a02000!arm,pl310-cachet  .\& 2 BSipcie@1ffc000!fsl,imx6q-pciesnps,dw-pciet@ dbiconfig8pcig0q .xmsi{{zyxVhpciepcie_buspcie_phyaokaydefault aips-bus@2000000!fsl,aips-bussimple-bustspba-bus@2000000!fsl,spba-bussimple-bustspdif@2004000!fsl,imx35-spdift@@ .4 rxtxPVkv>:hcorerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba adisabledecspi@2008000 !fsl,imx6q-ecspifsl,imx51-ecspit@ .Vpphipgper rxtxaokay defaultflash@0!jedec,spi-nortecspi@200c000 !fsl,imx6q-ecspifsl,imx51-ecspit@ . Vqqhipgper rxtxaokay defaultecspi@2010000 !fsl,imx6q-ecspifsl,imx51-ecspit@ .!Vrrhipgper rxtx adisabledecspi@2014000 !fsl,imx6q-ecspifsl,imx51-ecspit@@ ."Vsshipgper   rxtx adisabledserial@2020000!fsl,imx6q-uartfsl,imx21-uartt@ .Vhipgper rxtxaokaydefault     esai@2024000!!fsl,imx35-esait@@ .3(Vvhcorememextalfsysspba rxtx adisabledssi@2028000!!fsl,imx6q-ssifsl,imx51-ssit@ ..V hipgbaud %&rxtx2aokaytssi@202c000!!fsl,imx6q-ssifsl,imx51-ssit@ ./V hipgbaud )*rxtx2 adisabledssi@2030000!!fsl,imx6q-ssifsl,imx51-ssit@ .0V hipgbaud -.rxtx2 adisabledasrc@2034000!fsl,imx53-asrct@@ .2Vkhmemipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`rxarxbrxctxatxbtxcAOaokayspba@203c000t@ecspi@2018000 !fsl,imx6q-ecspifsl,imx51-ecspit@ .#Vtthipgper   rxtx adisabledvpu@2040000!fsl,imx6q-vpucnm,coda960t.  bitjpegVhperahb^ e!aipstz@207c000t@pwm@2080000j!fsl,imx6q-pwmfsl,imx27-pwmt@ .SV>hipgper adisabledpwm@2084000j!fsl,imx6q-pwmfsl,imx27-pwmt@@ .TV>hipgper adisabledpwm@2088000j!fsl,imx6q-pwmfsl,imx27-pwmt@ .UV>hipgper adisabledpwm@208c000j!fsl,imx6q-pwmfsl,imx27-pwmt@ .VV>hipgper adisabledflexcan@2090000!fsl,imx6q-flexcant @ .nVlmhipgperaokaydefault"flexcan@2094000!fsl,imx6q-flexcant @@ .oVnohipgperaokaydefault#gpt@2098000!fsl,imx6q-gptfsl,imx31-gptt @ .7Vwxhipgperosc_pergpio@209c000!fsl,imx6q-gpiofsl,imx35-gpiot @.BCu$$$$$$$ $ $ $$$$$$$t Fgpio@20a0000!fsl,imx6q-gpiofsl,imx35-gpiot @.DEu@$$7$#$,gpio@20a4000!fsl,imx6q-gpiofsl,imx35-gpiot @@.FGu0$E$$$-gpio@20a8000!fsl,imx6q-gpiofsl,imx35-gpiot @.HIu0$$~ $Wgpio@20ac000!fsl,imx6q-gpiofsl,imx35-gpiot @.JKuP$U$"$5$g $gpio@20b0000!fsl,imx6q-gpiofsl,imx35-gpiot @.LMup$$6$$$$ $Vgpio@20b4000!fsl,imx6q-gpiofsl,imx35-gpiot @@.NOu0$ $ $ <kpp@20b8000!fsl,imx6q-kppfsl,imx21-kppt @ .RV> adisabledwdog@20bc000!fsl,imx6q-wdtfsl,imx21-wdtt @ .PVwdog@20c0000!fsl,imx6q-wdtfsl,imx21-wdtt @ .QV adisabledccm@20c4000!fsl,imx6q-ccmt @@.WXanatop@20c8000#!fsl,imx6q-anatopsysconsimple-bust $.16regulator-1p1!fsl,anatop-regulatorvdd1p1B@O,? 5Rew%regulator-3p0!fsl,anatop-regulatorvdd3p0*0 ,?( R3@eregulator-2p5!fsl,anatop-regulatorvdd2p5"U)00,? R+xew%regulator-vddcore!fsl,anatop-regulatorvddarm  @p,? R w&jregulator-vddpu!fsl,anatop-regulatorvddpu  @ p,? R w')regulator-vddsoc!fsl,anatop-regulatorvddsoc  @p,? R w'kusbphy@20c9000"!fsl,imx6q-usbphyfsl,imx23-usbphyt  .,V1usbphy@20ca000"!fsl,imx6q-usbphyfsl,imx23-usbphyt  .-V5snvs@20cc000#!fsl,sec-v4.0-monsysconsimple-mfdt @(snvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lp(4.snvs-poweroff!syscon-poweroff(8`` adisabledsnvs-lpgpr!fsl,imx6q-snvs-lpgprepit@20d0000t @ .8epit@20d4000t @@ .9src@20d8000!fsl,imx6q-srcfsl,imx51-srct @.[` gpc@20dc000!fsl,imx6q-gpct @.YZV>hipgpgcpower-domain@0t power-domain@1t )0VzJyiomuxc-gpr@20e0000'!fsl,imx6q-iomuxc-gprsysconsimple-mfdt8mux-controller !mmio-mux*8= (( *ipu1_csi0_mux !video-muxK*port@0tendpointx+Kport@1tendpointport@2tendpointx,Uipu2_csi1_mux !video-muxK*port@0tendpointx-Nport@1tendpointport@2tendpointx.`iomuxc@20e0000!fsl,imx6q-iomuxct@default/0$hog-base-grpxX     /ecspi1-grpxX ecspi2-grp`XP|LxHTenet-100M-grp8X@XHLH<@Th@ 8flexcan1-grp0XD"flexcan2-grp0X#i2c1-grp0X@@>i2c1-gpio-grp0X@@?i2c2-grp0X@@@i2c2-gpio-grp0X@@Ai2c3-grp0X,@0@Di2c3-gpio-grp0X,@0@Epmic-hw300-grpXGrtc-hw300-grpXL Itsc2004-hw300-grpX Huart1-grpX  @@@@@uart4-grp0XX\ 8Suart5-grp`X`d @p <t@Tusbh1-grpX 6usbotg-grpX$ pY4usdhc2-grpXX@pYT<YThpYL`pYPdpY\DpY :usdhc3-grpXpYYpYpYpYpY ;usdhc4-grpXpYYpY pY$ pY(pY,pY0pY4pY8 pY=hog-grp@X4@ 8@ < @ l@ T$ l@   @ @ @ @ @ @ d4@ P @ H0@ @(@ <$@ L4@ P8@ X(@ \,@ @ 0audmux-ext-grp`XtD0h80l<p@0Jenet-1G-grpX@Xl\p`tdxh|tDpHxL|PTlX pcie-grpX`0dcic@20e4000t@@ .|dcic@20e8000t@ .}sdma@20ec000!fsl,imx6q-sdmafsl,imx35-sdmat@ .V>hipgahbaimx/sdma/sdma-imx6q.binaips-bus@2100000!fsl,aips-bussimple-bustcaam@2100000 !fsl,sec-v4.0t  Vhmemaclkipgemi_slowjr0@1000!fsl,sec-v4.0-job-ringt .ijr1@2000!fsl,sec-v4.0-job-ringt  .jaipstz@217c000t@usb@2184000!fsl,imx6q-usbfsl,imx27-usbt@ .+Vz12aokay3default4otgusb@2184200!fsl,imx6q-usbfsl,imx27-usbtB .(Vz52hostaokaydefault67usb@2184400!fsl,imx6q-usbfsl,imx27-usbtD .)V2host adisabledusb@2184600!fsl,imx6q-usbfsl,imx27-usbtF .*V2host adisabledusbmisc@2184800!fsl,imx6q-usbmisctHV2ethernet@2188000!fsl,imx6q-fect@ int0pps.vwVuu hipgahbptpaokaydefault8rmii 9mdioethernet-phy@0td *:L9mlb@218c000t@$.5u~usdhc@2190000!fsl,imx6q-usdhct@ .V hipgahbperg adisabledusdhc@2194000!fsl,imx6q-usdhct@@ .V hipgahbpergaokaydefault: qusdhc@2198000!fsl,imx6q-usdhct@ .V hipgahbpergaokaydefault; <qusdhc@219c000!fsl,imx6q-usdhct@ .V hipgahbpergaokaydefault=qi2c@21a0000!fsl,imx6q-i2cfsl,imx21-i2ct@ .$V}aokay  defaultgpio>?  i2c@21a4000!fsl,imx6q-i2cfsl,imx21-i2ct@@ .%V~aokay  defaultgpio@A    codec@a !fsl,sgtl5000t !VBC%ui2c@21a8000!fsl,imx6q-i2cfsl,imx21-i2ct@ .&Vaokay  defaultgpioDE F Fpmic@3c !lltc,ltc3676defaultGt<.regulatorssw1 ,MހX4'sw27Ͷm`X4%sw3 ,M X4&sw4 QkX4ldo11qr1qrpr4ldo2%%4touchscreen@49 !ti,tsc2004tIFCdefaultH Q adisabledeeprom@50 !atmel,24c02tPertc@56!microcrystal,rv3029defaultItV<. romcp@21ac000t@mmdc@21b0000!fsl,imx6q-mmdct@mmdc@21b4000t@@weim@21b8000!fsl,imx6q-weimt@ .Vn adisabledocotp@21bc000!fsl,imx6q-ocotpsyscont@Vtzasc@21d0000t@ .ltzasc@21d4000t@@ .maudmux@21d8000"!fsl,imx6q-audmuxfsl,imx31-audmuxt@aokaydefaultJmipi@21dc000!fsl,imx6-mipi-csi2t@.deVa hdphyrefpix adisabledport@1tendpointxK+port@2tendpointxLVport@3tendpointxM_port@4tendpointxN-mipi@21e0000t@ adisabledportsport@0tendpointxOXport@1tendpointxP\port@2tendpointxQbport@3tendpointxRfvdoa@21e4000!fsl,imx6q-vdoat@@ .Vserial@21e8000!fsl,imx6q-uartfsl,imx21-uartt@ .Vhipgper rxtx adisabledserial@21ec000!fsl,imx6q-uartfsl,imx21-uartt@ .Vhipgper rxtx adisabledserial@21f0000!fsl,imx6q-uartfsl,imx21-uartt@ .Vhipgper  rxtxaokaydefaultSserial@21f4000!fsl,imx6q-uartfsl,imx21-uartt@@ .Vhipgper !"rxtxaokaydefaultTipu@2400000!fsl,imx6q-iput@@.V hbusdi0di1^ port@0tlendpointxU,port@1tmendpointxVLport@2tpendpoint@0tendpoint@1txWendpoint@2txXOendpoint@3txYendpoint@4txZ port@3tqendpoint@0tendpoint@1tx[endpoint@2tx\Pendpoint@3tx]endpoint@4tx^ sram@900000 !mmio-sramtV!sata@2200000!fsl,imx6q-ahcit @ .'Vihsatasata_refahbaokaygpu@2204000 !vivante,gct @@ . Vy hbuscoreipu@2800000!fsl,imx6q-iput@.V hbusdi0di1^ port@0tnendpointx_Mport@1toendpointx`.port@2trendpoint@0tendpoint@1txaendpoint@2txbQendpoint@3txcendpoint@4txd port@3tsendpoint@1txeendpoint@2txfRendpoint@3txg endpoint@4txh cpuscpu@0!arm,cortex-a98cput~i(Otx2   (Otx2   l(Vh)harmpll2_pfd2_396msteppll1_swpll1_sysj)kcpu@1!arm,cortex-a98cput~i(Otx2   (Otx2   l(Vh)harmpll2_pfd2_396msteppll1_swpll1_sysj)kcpu@2!arm,cortex-a98cput~i(Otx2   (Otx2   l(Vh)harmpll2_pfd2_396msteppll1_swpll1_sysj)kcpu@3!arm,cortex-a98cput~i(Otx2   (Otx2   l(Vh)harmpll2_pfd2_396msteppll1_swpll1_sysj)kcapture-subsystem!fsl,imx-capture-subsystemlmnodisplay-subsystem!fsl,imx-display-subsystempqrsmemory@10000000t@regulator-usb-otg-vbus!regulator-fixed usb_otg_vbusLK@LK@3regulator-usb-h1-vbus!regulator-fixed usb_h1_vbusLK@LK@ 7regulator-3P3V!regulator-fixed3P3V2Z2ZCclock-codec !fixed-clock n6Bsound!fsl,imx-audio-sgtl5000 imx-sgtl5000tuM*MIC_INMic JackMic JackMic BiasLINE_INLine In JackHeadphone JackHP_OUT8E #address-cells#size-cellsmodelcompatiblestdout-pathdevice_typeethernet0can0can1gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2ipu0mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2spi3usbphy0usbphy1ipu1spi4#clock-cellsclock-frequencyinterrupt-parentinterruptsfsl,tempmonfsl,tempmon-dataclocksgprstatusclock-namesregremote-endpointphandlerangesinterrupt-names#dma-cellsdma-channelsreg-namesdmasdma-namesddc-i2c-buspower-domains#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,tag-latencyarm,data-latencyarm,shared-overridebus-rangenum-lanesinterrupt-map-maskinterrupt-mappinctrl-namespinctrl-0reset-gpiocs-gpiosspi-max-frequencym25p,fast-readuart-has-rtsctsdtr-gpiosdsr-gpiosdcd-gpiosrng-gpios#sound-dai-cellsfsl,fifo-depthfsl,asrc-ratefsl,asrc-widthresetsiram#pwm-cellsgpio-controller#gpio-cellsgpio-rangesregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitvin-supplyanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthregulator-enable-ramp-delayfsl,anatopregmapvalue#reset-cells#power-domain-cellspower-supply#mux-control-cellsmux-reg-masksmux-controlsfsl,pinsfsl,sdma-ram-script-namefsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordvbus-supplydisable-over-currentdr_mode#index-cellsphy-modephy-handlemax-speedreset-gpiosreset-assert-usreset-deassert-ussmsc,disable-energy-detectbus-widthkeep-power-in-suspendfsl,wp-controllernon-removableno-1-8-vpinctrl-1scl-gpiossda-gpiosVDDA-supplyVDDIO-supplylltc,fb-voltage-dividerregulator-suspend-mem-microvoltregulator-ramp-delayregulator-boot-onvio-supplyinterrupts-extendedpagesizefsl,weim-cs-gprnext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latency#cooling-cellsarm-supplypu-supplysoc-supplyportsenable-active-highssi-controlleraudio-codecaudio-routingmux-int-portmux-ext-port