8( h)isee,omap3-igep0030ti,omap36xxti,omap3 +*7IGEP COM MODULE Rev. E (TI OMAP AM/DM37x)chosen=/ocp@68000000/serial@49020000aliasesI/ocp@68000000/i2c@48070000N/ocp@68000000/i2c@48072000S/ocp@68000000/i2c@48060000X/ocp@68000000/mmc@4809c000]/ocp@68000000/mmc@480b4000b/ocp@68000000/mmc@480ad000g/ocp@68000000/serial@4806a000o/ocp@68000000/serial@4806c000w/ocp@68000000/serial@49020000/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8cpucpus 'O 57pmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+8Udefaultcpinmux_gpmc_pinsmpinmux_uart1_pinsmRLpinmux_uart3_pinsmnppinmux_mcbsp2_pins m pinmux_mmc1_pins0mpinmux_mmc2_pins0m(*,.02pinmux_i2c1_pinsmpinmux_i2c3_pinsmpinmux_twl4030_pinsmApinmux_hsusb2_pins0m      pinmux_uart2_pins m<>@Bpinmux_lbee1usjyc_pinsm68:scm_conf@270sysconsimple-busp0+ p0pbias_regulator@2b0ti,pbias-omap3ti,pbias-omappbias_mmc_omap2430pbias_mmc_omap2430w@-clocks+mcbsp5_mux_fck@68ti,composite-mux-clockhmcbsp5_fckti,composite-clockmcbsp1_mux_fck@4ti,composite-mux-clock mcbsp1_fckti,composite-clock mcbsp2_mux_fck@4ti,composite-mux-clock  mcbsp2_fckti,composite-clock mcbsp3_mux_fck@68ti,composite-mux-clock hmcbsp3_fckti,composite-clockmcbsp4_mux_fck@68ti,composite-mux-clock hmcbsp4_fckti,composite-clockclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+8pinmux_twl4030_vpins maes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYosc_sys_ck@d40 ti,mux-clock @sys_ck@1270ti,divider-clockpsys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock*5dpll3_m2x2_ckfixed-factor-clock*5dpll4_x2_ckfixed-factor-clock*5corex2_fckfixed-factor-clock*5wkup_l4_ickfixed-factor-clock*5Ncorex2_d3_fckfixed-factor-clock*5corex2_d5_fckfixed-factor-clock*5clockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clock@virt_12m_ck fixed-clockvirt_13m_ck fixed-clock]@virt_19200000_ck fixed-clock$virt_26000000_ck fixed-clockvirt_38_4m_ck fixed-clockIdpll4_ck@d00ti,omap3-dpll-per-j-type-clock D 0dpll4_m2_ck@d48ti,divider-clock? H dpll4_m2x2_mul_ckfixed-factor-clock *5!dpll4_m2x2_ck@d00ti,hsdiv-gate-clock! ?"omap_96m_alwon_fckfixed-factor-clock"*5)dpll3_ck@d00ti,omap3-dpll-core-clock @ 0dpll3_m3_ck@1140ti,divider-clock@#dpll3_m3x2_mul_ckfixed-factor-clock#*5$dpll3_m3x2_ck@d00ti,hsdiv-gate-clock$  ?%emu_core_alwon_ckfixed-factor-clock%*5bsys_altclk fixed-clock.mcbsp_clks fixed-clockdpll3_m2_ck@d40ti,divider-clock @core_ckfixed-factor-clock*5&dpll1_fck@940ti,divider-clock& @'dpll1_ck@904ti,omap3-dpll-clock'  $ @ 4dpll1_x2_ckfixed-factor-clock*5(dpll1_x2m2_ck@944ti,divider-clock( D<cm_96m_fckfixed-factor-clock)*5*omap_96m_fck@d40 ti,mux-clock* @Edpll4_m3_ck@e40ti,divider-clock @+dpll4_m3x2_mul_ckfixed-factor-clock+*5,dpll4_m3x2_ck@d00ti,hsdiv-gate-clock, ?-omap_54m_fck@d40 ti,mux-clock-. @8cm_96m_d2_fckfixed-factor-clock**5/omap_48m_fck@d40 ti,mux-clock/. @0omap_12m_fckfixed-factor-clock0*5Gdpll4_m4_ck@e40ti,divider-clock @1dpll4_m4x2_mul_ckti,fixed-factor-clock1Ucp2dpll4_m4x2_ck@d00ti,gate-clock2 ?pdpll4_m5_ck@f40ti,divider-clock?@3dpll4_m5x2_mul_ckti,fixed-factor-clock3Ucp4dpll4_m5x2_ck@d00ti,hsdiv-gate-clock4 ?pjdpll4_m6_ck@1140ti,divider-clock?@5dpll4_m6x2_mul_ckfixed-factor-clock5*56dpll4_m6x2_ck@d00ti,hsdiv-gate-clock6 ?7emu_per_alwon_ckfixed-factor-clock7*5cclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock& p9clkout2_src_mux_ck@d70ti,composite-mux-clock&*8 p:clkout2_src_ckti,composite-clock9:;sys_clkout2@d70ti,divider-clock;@ pmpu_ckfixed-factor-clock<*5=arm_fck@924ti,divider-clock= $emu_mpu_alwon_ckfixed-factor-clock=*5dl3_ick@a40ti,divider-clock& @>l4_ick@a40ti,divider-clock> @?rm_ick@c40ti,divider-clock? @gpt10_gate_fck@a00ti,composite-gate-clock  Agpt10_mux_fck@a40ti,composite-mux-clock@ @Bgpt10_fckti,composite-clockABgpt11_gate_fck@a00ti,composite-gate-clock  Cgpt11_mux_fck@a40ti,composite-mux-clock@ @Dgpt11_fckti,composite-clockCDcore_96m_fckfixed-factor-clockE*5mmchs2_fck@a00ti,wait-gate-clock mmchs1_fck@a00ti,wait-gate-clock i2c3_fck@a00ti,wait-gate-clock i2c2_fck@a00ti,wait-gate-clock i2c1_fck@a00ti,wait-gate-clock mcbsp5_gate_fck@a00ti,composite-gate-clock  mcbsp1_gate_fck@a00ti,composite-gate-clock   core_48m_fckfixed-factor-clock0*5Fmcspi4_fck@a00ti,wait-gate-clockF mcspi3_fck@a00ti,wait-gate-clockF mcspi2_fck@a00ti,wait-gate-clockF mcspi1_fck@a00ti,wait-gate-clockF uart2_fck@a00ti,wait-gate-clockF uart1_fck@a00ti,wait-gate-clockF  core_12m_fckfixed-factor-clockG*5Hhdq_fck@a00ti,wait-gate-clockH core_l3_ickfixed-factor-clock>*5Isdrc_ick@a10ti,wait-gate-clockI gpmc_fckfixed-factor-clockI*5core_l4_ickfixed-factor-clock?*5Jmmchs2_ick@a10ti,omap3-interface-clockJ mmchs1_ick@a10ti,omap3-interface-clockJ hdq_ick@a10ti,omap3-interface-clockJ mcspi4_ick@a10ti,omap3-interface-clockJ mcspi3_ick@a10ti,omap3-interface-clockJ mcspi2_ick@a10ti,omap3-interface-clockJ mcspi1_ick@a10ti,omap3-interface-clockJ i2c3_ick@a10ti,omap3-interface-clockJ i2c2_ick@a10ti,omap3-interface-clockJ i2c1_ick@a10ti,omap3-interface-clockJ uart2_ick@a10ti,omap3-interface-clockJ uart1_ick@a10ti,omap3-interface-clockJ  gpt11_ick@a10ti,omap3-interface-clockJ  gpt10_ick@a10ti,omap3-interface-clockJ  mcbsp5_ick@a10ti,omap3-interface-clockJ  mcbsp1_ick@a10ti,omap3-interface-clockJ  omapctrl_ick@a10ti,omap3-interface-clockJ dss_tv_fck@e00ti,gate-clock8dss_96m_fck@e00ti,gate-clockEdss2_alwon_fck@e00ti,gate-clockdummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock Kgpt1_mux_fck@c40ti,composite-mux-clock@ @Lgpt1_fckti,composite-clockKLaes2_ick@a10ti,omap3-interface-clockJ wkup_32k_fckfixed-factor-clock@*5Mgpio1_dbck@c00ti,gate-clockM sha12_ick@a10ti,omap3-interface-clockJ wdt2_fck@c00ti,wait-gate-clockM wdt2_ick@c10ti,omap3-interface-clockN wdt1_ick@c10ti,omap3-interface-clockN gpio1_ick@c10ti,omap3-interface-clockN omap_32ksync_ick@c10ti,omap3-interface-clockN gpt12_ick@c10ti,omap3-interface-clockN gpt1_ick@c10ti,omap3-interface-clockN per_96m_fckfixed-factor-clock)*5 per_48m_fckfixed-factor-clock0*5Ouart3_fck@1000ti,wait-gate-clockO gpt2_gate_fck@1000ti,composite-gate-clockPgpt2_mux_fck@1040ti,composite-mux-clock@@Qgpt2_fckti,composite-clockPQgpt3_gate_fck@1000ti,composite-gate-clockRgpt3_mux_fck@1040ti,composite-mux-clock@@Sgpt3_fckti,composite-clockRSgpt4_gate_fck@1000ti,composite-gate-clockTgpt4_mux_fck@1040ti,composite-mux-clock@@Ugpt4_fckti,composite-clockTUgpt5_gate_fck@1000ti,composite-gate-clockVgpt5_mux_fck@1040ti,composite-mux-clock@@Wgpt5_fckti,composite-clockVWgpt6_gate_fck@1000ti,composite-gate-clockXgpt6_mux_fck@1040ti,composite-mux-clock@@Ygpt6_fckti,composite-clockXYgpt7_gate_fck@1000ti,composite-gate-clockZgpt7_mux_fck@1040ti,composite-mux-clock@@[gpt7_fckti,composite-clockZ[gpt8_gate_fck@1000ti,composite-gate-clock \gpt8_mux_fck@1040ti,composite-mux-clock@@]gpt8_fckti,composite-clock\]gpt9_gate_fck@1000ti,composite-gate-clock ^gpt9_mux_fck@1040ti,composite-mux-clock@@_gpt9_fckti,composite-clock^_per_32k_alwon_fckfixed-factor-clock@*5`gpio6_dbck@1000ti,gate-clock`gpio5_dbck@1000ti,gate-clock`gpio4_dbck@1000ti,gate-clock`gpio3_dbck@1000ti,gate-clock`gpio2_dbck@1000ti,gate-clock` wdt3_fck@1000ti,wait-gate-clock` per_l4_ickfixed-factor-clock?*5agpio6_ick@1010ti,omap3-interface-clockagpio5_ick@1010ti,omap3-interface-clockagpio4_ick@1010ti,omap3-interface-clockagpio3_ick@1010ti,omap3-interface-clockagpio2_ick@1010ti,omap3-interface-clocka wdt3_ick@1010ti,omap3-interface-clocka uart3_ick@1010ti,omap3-interface-clocka uart4_ick@1010ti,omap3-interface-clockagpt9_ick@1010ti,omap3-interface-clocka gpt8_ick@1010ti,omap3-interface-clocka gpt7_ick@1010ti,omap3-interface-clockagpt6_ick@1010ti,omap3-interface-clockagpt5_ick@1010ti,omap3-interface-clockagpt4_ick@1010ti,omap3-interface-clockagpt3_ick@1010ti,omap3-interface-clockagpt2_ick@1010ti,omap3-interface-clockamcbsp2_ick@1010ti,omap3-interface-clockamcbsp3_ick@1010ti,omap3-interface-clockamcbsp4_ick@1010ti,omap3-interface-clockamcbsp2_gate_fck@1000ti,composite-gate-clock mcbsp3_gate_fck@1000ti,composite-gate-clockmcbsp4_gate_fck@1000ti,composite-gate-clockemu_src_mux_ck@1140 ti,mux-clockbcd@eemu_src_ckti,clkdm-gate-clockefpclk_fck@1140ti,divider-clockf@pclkx2_fck@1140ti,divider-clockf@atclk_fck@1140ti,divider-clockf@traceclk_src_fck@1140 ti,mux-clockbcd@gtraceclk_fck@1140ti,divider-clockg @secure_32k_fck fixed-clockhgpt12_fckfixed-factor-clockh*5wdt1_fckfixed-factor-clockh*5security_l4_ick2fixed-factor-clock?*5iaes1_ick@a14ti,omap3-interface-clocki rng_ick@a14ti,omap3-interface-clocki sha11_ick@a14ti,omap3-interface-clocki des1_ick@a14ti,omap3-interface-clocki cam_mclk@f00ti,gate-clockjpcam_ick@f10!ti,omap3-no-wait-interface-clock?csi2_96m_fck@f00ti,gate-clocksecurity_l3_ickfixed-factor-clock>*5kpka_ick@a14ti,omap3-interface-clockk icr_ick@a10ti,omap3-interface-clockJ des2_ick@a10ti,omap3-interface-clockJ mspro_ick@a10ti,omap3-interface-clockJ mailboxes_ick@a10ti,omap3-interface-clockJ ssi_l4_ickfixed-factor-clock?*5rsr1_fck@c00ti,wait-gate-clock sr2_fck@c00ti,wait-gate-clock sr_l4_ickfixed-factor-clock?*5dpll2_fck@40ti,divider-clock&@ldpll2_ck@4ti,omap3-dpll-clockl$@4mdpll2_m2_ck@44ti,divider-clockmDniva2_ck@0ti,wait-gate-clocknmodem_fck@a00ti,omap3-interface-clock sad2d_ick@a10ti,omap3-interface-clock> mad2d_ick@a18ti,omap3-interface-clock> mspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock ossi_ssr_div_fck_3430es2@a40ti,composite-divider-clock @$pssi_ssr_fck_3430es2ti,composite-clockopqssi_sst_fck_3430es2fixed-factor-clockq*5hsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockI ssi_ick_3430es2@a10ti,omap3-ssi-interface-clockr usim_gate_fck@c00ti,composite-gate-clockE  }sys_d2_ckfixed-factor-clock*5tomap_96m_d2_fckfixed-factor-clockE*5uomap_96m_d4_fckfixed-factor-clockE*5vomap_96m_d8_fckfixed-factor-clockE*5womap_96m_d10_fckfixed-factor-clockE*5 xdpll5_m2_d4_ckfixed-factor-clocks*5ydpll5_m2_d8_ckfixed-factor-clocks*5zdpll5_m2_d16_ckfixed-factor-clocks*5{dpll5_m2_d20_ckfixed-factor-clocks*5|usim_mux_fck@c40ti,composite-mux-clock(tuvwxyz{| @~usim_fckti,composite-clock}~usim_ick@c10ti,omap3-interface-clockN  dpll5_ck@d04ti,omap3-dpll-clock  $ L 4dpll5_m2_ck@d50ti,divider-clock Pssgx_gate_fck@b00ti,composite-gate-clock& core_d3_ckfixed-factor-clock&*5core_d4_ckfixed-factor-clock&*5core_d6_ckfixed-factor-clock&*5omap_192m_alwon_fckfixed-factor-clock"*5core_d2_ckfixed-factor-clock&*5sgx_mux_fck@b40ti,composite-mux-clock * @sgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock> cpefuse_fck@a08ti,gate-clock ts_fck@a08ti,gate-clock@ usbtll_fck@a08ti,wait-gate-clocks usbtll_ick@a18ti,omap3-interface-clockJ mmchs3_ick@a10ti,omap3-interface-clockJ mmchs3_fck@a00ti,wait-gate-clock dss1_alwon_fck_3430es2@e00ti,dss-gate-clockpdss_ick_3430es2@e10ti,omap3-dss-interface-clock?usbhost_120m_fck@1400ti,gate-clocksusbhost_48m_fck@1400ti,dss-gate-clock0usbhost_ick@1410ti,omap3-dss-interface-clock?uart4_fck@1000ti,wait-gate-clockOclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `dmagpio@48310000ti,omap3-gpioH1gpio1  gpio@49050000ti,omap3-gpioIgpio2  gpio@49052000ti,omap3-gpioI gpio3 gpio@49054000ti,omap3-gpioI@ gpio4 gpio@49056000ti,omap3-gpioI`!gpio5  gpio@49058000ti,omap3-gpioI"gpio6 serial@4806a000ti,omap3-uartH &H12txrxuart1lUdefaultcserial@4806c000ti,omap3-uartH&I34txrxuart2lUdefaultcserial@49020000ti,omap3-uartI&J56txrxuart3lUdefaultci2c@48070000 ti,omap3-i2cH8txrx+i2c1Udefaultc'@twl@48H  ti,twl4030Udefaultcaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci :H Tvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0regulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5regulator-vusb1v8ti,twl4030-vusb1v8regulator-vusb3v1ti,twl4030-vusb3v1regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpio etwl4030-usbti,twl4030-usb qpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madci2c@48072000 ti,omap3-i2cH 9txrx+i2c2i2c@48060000 ti,omap3-i2cH=txrx+i2c3Udefaultcmailbox@48094000ti,omap3-mailboxmailboxH @ dsp  *spi@48098000ti,omap2-mcspiH A+mcspi15@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH B+mcspi25 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi35 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi45FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1C=>txrxPUdefaultc]iy mmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrxUdefaultc]ymmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommuH mmu_ispmmu@5d000000ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrxfck disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckickokayUdefaultc mcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrxfck disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrxfck disabledsham@480c3000ti,omap3-shamshamH 0d1Erxtimer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12,usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+