8( Qincostartec,omap3-lilly-dbb056incostartec,omap3-lilly-a83xti,omap36xxti,omap3 +"7INCOstartec LILLY-DBB056 (DM3730)chosenA=console=ttyO0,115200n8 vt.global_cursor_default=0 consoleblank=0aliasesF/ocp@68000000/i2c@48070000K/ocp@68000000/i2c@48072000P/ocp@68000000/i2c@48060000U/ocp@68000000/mmc@4809c000Z/ocp@68000000/mmc@480b4000_/ocp@68000000/mmc@480ad000d/ocp@68000000/serial@4806a000l/ocp@68000000/serial@4806c000t/ocp@68000000/serial@49020000|/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8cpucpus 'O 57pmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+5Rdefault`pinmux_uart1_pins jLNPR~pinmux_uart2_pinsj@B~pinmux_uart3_pinsjnp~pinmux_i2c1_pinsj~pinmux_i2c2_pinsj~pinmux_i2c3_pinsj~pinmux_hsusb1_pinsj~pinmux_hsusb_otg_pins`jrtvxz|~~ pinmux_mmc1_pins0j~pinmux_spi2_pins j~pinmux_twl4030_pinsjA~pinmux_lan9117_pinsj~ pinmux_gpio4_pinsj~pinmux_gpio5_pinsj\~pinmux_lcd_pinsj~pinmux_mmc2_pins`j(*,.02468:jl~pinmux_spi1_pins j~scm_conf@270sysconsimple-busp0+ p0~pbias_regulator@2b0ti,pbias-omap3ti,pbias-omappbias_mmc_omap2430pbias_mmc_omap2430w@-~clocks+mcbsp5_mux_fck@68ti,composite-mux-clockh~mcbsp5_fckti,composite-clock~mcbsp1_mux_fck@4ti,composite-mux-clock~ mcbsp1_fckti,composite-clock ~mcbsp2_mux_fck@4ti,composite-mux-clock ~ mcbsp2_fckti,composite-clock ~mcbsp3_mux_fck@68ti,composite-mux-clock h~mcbsp3_fckti,composite-clock~mcbsp4_mux_fck@68ti,composite-mux-clock h~mcbsp4_fckti,composite-clock~clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+5Rdefaultpinmux_lan9221_pinsjZ~ pinmux_tsc2048_pinsj~pinmux_mmc1cd_pinsjV~pinmux_twl4030_vpins j~aes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockY~osc_sys_ck@d40 ti,mux-clock @~sys_ck@1270ti,divider-clockp~sys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock'2dpll3_m2x2_ckfixed-factor-clock'2~dpll4_x2_ckfixed-factor-clock'2corex2_fckfixed-factor-clock'2~wkup_l4_ickfixed-factor-clock'2~Ncorex2_d3_fckfixed-factor-clock'2~corex2_d5_fckfixed-factor-clock'2~clockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clock~@virt_12m_ck fixed-clock~virt_13m_ck fixed-clock]@~virt_19200000_ck fixed-clock$~virt_26000000_ck fixed-clock~virt_38_4m_ck fixed-clockI~dpll4_ck@d00ti,omap3-dpll-per-j-type-clock D 0~dpll4_m2_ck@d48ti,divider-clock? H~ dpll4_m2x2_mul_ckfixed-factor-clock '2~!dpll4_m2x2_ck@d00ti,hsdiv-gate-clock! <~"omap_96m_alwon_fckfixed-factor-clock"'2~)dpll3_ck@d00ti,omap3-dpll-core-clock @ 0~dpll3_m3_ck@1140ti,divider-clock@~#dpll3_m3x2_mul_ckfixed-factor-clock#'2~$dpll3_m3x2_ck@d00ti,hsdiv-gate-clock$  <~%emu_core_alwon_ckfixed-factor-clock%'2~bsys_altclk fixed-clock~.mcbsp_clks fixed-clock~dpll3_m2_ck@d40ti,divider-clock @~core_ckfixed-factor-clock'2~&dpll1_fck@940ti,divider-clock& @~'dpll1_ck@904ti,omap3-dpll-clock'  $ @ 4~dpll1_x2_ckfixed-factor-clock'2~(dpll1_x2m2_ck@944ti,divider-clock( D~<cm_96m_fckfixed-factor-clock)'2~*omap_96m_fck@d40 ti,mux-clock* @~Edpll4_m3_ck@e40ti,divider-clock @~+dpll4_m3x2_mul_ckfixed-factor-clock+'2~,dpll4_m3x2_ck@d00ti,hsdiv-gate-clock, <~-omap_54m_fck@d40 ti,mux-clock-. @~8cm_96m_d2_fckfixed-factor-clock*'2~/omap_48m_fck@d40 ti,mux-clock/. @~0omap_12m_fckfixed-factor-clock0'2~Gdpll4_m4_ck@e40ti,divider-clock @~1dpll4_m4x2_mul_ckti,fixed-factor-clock1R`m~2dpll4_m4x2_ck@d00ti,gate-clock2 <m~dpll4_m5_ck@f40ti,divider-clock?@~3dpll4_m5x2_mul_ckti,fixed-factor-clock3R`m~4dpll4_m5x2_ck@d00ti,hsdiv-gate-clock4 <m~jdpll4_m6_ck@1140ti,divider-clock?@~5dpll4_m6x2_mul_ckfixed-factor-clock5'2~6dpll4_m6x2_ck@d00ti,hsdiv-gate-clock6 <~7emu_per_alwon_ckfixed-factor-clock7'2~cclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock& p~9clkout2_src_mux_ck@d70ti,composite-mux-clock&*8 p~:clkout2_src_ckti,composite-clock9:~;sys_clkout2@d70ti,divider-clock;@ pmpu_ckfixed-factor-clock<'2~=arm_fck@924ti,divider-clock= $emu_mpu_alwon_ckfixed-factor-clock='2~dl3_ick@a40ti,divider-clock& @~>l4_ick@a40ti,divider-clock> @~?rm_ick@c40ti,divider-clock? @gpt10_gate_fck@a00ti,composite-gate-clock  ~Agpt10_mux_fck@a40ti,composite-mux-clock@ @~Bgpt10_fckti,composite-clockABgpt11_gate_fck@a00ti,composite-gate-clock  ~Cgpt11_mux_fck@a40ti,composite-mux-clock@ @~Dgpt11_fckti,composite-clockCDcore_96m_fckfixed-factor-clockE'2~mmchs2_fck@a00ti,wait-gate-clock ~mmchs1_fck@a00ti,wait-gate-clock ~i2c3_fck@a00ti,wait-gate-clock ~i2c2_fck@a00ti,wait-gate-clock ~i2c1_fck@a00ti,wait-gate-clock ~mcbsp5_gate_fck@a00ti,composite-gate-clock  ~mcbsp1_gate_fck@a00ti,composite-gate-clock  ~ core_48m_fckfixed-factor-clock0'2~Fmcspi4_fck@a00ti,wait-gate-clockF ~mcspi3_fck@a00ti,wait-gate-clockF ~mcspi2_fck@a00ti,wait-gate-clockF ~mcspi1_fck@a00ti,wait-gate-clockF ~uart2_fck@a00ti,wait-gate-clockF ~uart1_fck@a00ti,wait-gate-clockF  ~core_12m_fckfixed-factor-clockG'2~Hhdq_fck@a00ti,wait-gate-clockH ~core_l3_ickfixed-factor-clock>'2~Isdrc_ick@a10ti,wait-gate-clockI ~gpmc_fckfixed-factor-clockI'2core_l4_ickfixed-factor-clock?'2~Jmmchs2_ick@a10ti,omap3-interface-clockJ ~mmchs1_ick@a10ti,omap3-interface-clockJ ~hdq_ick@a10ti,omap3-interface-clockJ ~mcspi4_ick@a10ti,omap3-interface-clockJ ~mcspi3_ick@a10ti,omap3-interface-clockJ ~mcspi2_ick@a10ti,omap3-interface-clockJ ~mcspi1_ick@a10ti,omap3-interface-clockJ ~i2c3_ick@a10ti,omap3-interface-clockJ ~i2c2_ick@a10ti,omap3-interface-clockJ ~i2c1_ick@a10ti,omap3-interface-clockJ ~uart2_ick@a10ti,omap3-interface-clockJ ~uart1_ick@a10ti,omap3-interface-clockJ  ~gpt11_ick@a10ti,omap3-interface-clockJ  ~gpt10_ick@a10ti,omap3-interface-clockJ  ~mcbsp5_ick@a10ti,omap3-interface-clockJ  ~mcbsp1_ick@a10ti,omap3-interface-clockJ  ~omapctrl_ick@a10ti,omap3-interface-clockJ ~dss_tv_fck@e00ti,gate-clock8~dss_96m_fck@e00ti,gate-clockE~dss2_alwon_fck@e00ti,gate-clock~dummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock ~Kgpt1_mux_fck@c40ti,composite-mux-clock@ @~Lgpt1_fckti,composite-clockKLaes2_ick@a10ti,omap3-interface-clockJ ~wkup_32k_fckfixed-factor-clock@'2~Mgpio1_dbck@c00ti,gate-clockM ~sha12_ick@a10ti,omap3-interface-clockJ ~wdt2_fck@c00ti,wait-gate-clockM ~wdt2_ick@c10ti,omap3-interface-clockN ~wdt1_ick@c10ti,omap3-interface-clockN ~gpio1_ick@c10ti,omap3-interface-clockN ~omap_32ksync_ick@c10ti,omap3-interface-clockN ~gpt12_ick@c10ti,omap3-interface-clockN ~gpt1_ick@c10ti,omap3-interface-clockN ~per_96m_fckfixed-factor-clock)'2~ per_48m_fckfixed-factor-clock0'2~Ouart3_fck@1000ti,wait-gate-clockO ~gpt2_gate_fck@1000ti,composite-gate-clock~Pgpt2_mux_fck@1040ti,composite-mux-clock@@~Qgpt2_fckti,composite-clockPQgpt3_gate_fck@1000ti,composite-gate-clock~Rgpt3_mux_fck@1040ti,composite-mux-clock@@~Sgpt3_fckti,composite-clockRSgpt4_gate_fck@1000ti,composite-gate-clock~Tgpt4_mux_fck@1040ti,composite-mux-clock@@~Ugpt4_fckti,composite-clockTUgpt5_gate_fck@1000ti,composite-gate-clock~Vgpt5_mux_fck@1040ti,composite-mux-clock@@~Wgpt5_fckti,composite-clockVWgpt6_gate_fck@1000ti,composite-gate-clock~Xgpt6_mux_fck@1040ti,composite-mux-clock@@~Ygpt6_fckti,composite-clockXYgpt7_gate_fck@1000ti,composite-gate-clock~Zgpt7_mux_fck@1040ti,composite-mux-clock@@~[gpt7_fckti,composite-clockZ[gpt8_gate_fck@1000ti,composite-gate-clock ~\gpt8_mux_fck@1040ti,composite-mux-clock@@~]gpt8_fckti,composite-clock\]gpt9_gate_fck@1000ti,composite-gate-clock ~^gpt9_mux_fck@1040ti,composite-mux-clock@@~_gpt9_fckti,composite-clock^_per_32k_alwon_fckfixed-factor-clock@'2~`gpio6_dbck@1000ti,gate-clock`~gpio5_dbck@1000ti,gate-clock`~gpio4_dbck@1000ti,gate-clock`~gpio3_dbck@1000ti,gate-clock`~gpio2_dbck@1000ti,gate-clock` ~wdt3_fck@1000ti,wait-gate-clock` ~per_l4_ickfixed-factor-clock?'2~agpio6_ick@1010ti,omap3-interface-clocka~gpio5_ick@1010ti,omap3-interface-clocka~gpio4_ick@1010ti,omap3-interface-clocka~gpio3_ick@1010ti,omap3-interface-clocka~gpio2_ick@1010ti,omap3-interface-clocka ~wdt3_ick@1010ti,omap3-interface-clocka ~uart3_ick@1010ti,omap3-interface-clocka ~uart4_ick@1010ti,omap3-interface-clocka~gpt9_ick@1010ti,omap3-interface-clocka ~gpt8_ick@1010ti,omap3-interface-clocka ~gpt7_ick@1010ti,omap3-interface-clocka~gpt6_ick@1010ti,omap3-interface-clocka~gpt5_ick@1010ti,omap3-interface-clocka~gpt4_ick@1010ti,omap3-interface-clocka~gpt3_ick@1010ti,omap3-interface-clocka~gpt2_ick@1010ti,omap3-interface-clocka~mcbsp2_ick@1010ti,omap3-interface-clocka~mcbsp3_ick@1010ti,omap3-interface-clocka~mcbsp4_ick@1010ti,omap3-interface-clocka~mcbsp2_gate_fck@1000ti,composite-gate-clock~ mcbsp3_gate_fck@1000ti,composite-gate-clock~mcbsp4_gate_fck@1000ti,composite-gate-clock~emu_src_mux_ck@1140 ti,mux-clockbcd@~eemu_src_ckti,clkdm-gate-clocke~fpclk_fck@1140ti,divider-clockf@pclkx2_fck@1140ti,divider-clockf@atclk_fck@1140ti,divider-clockf@traceclk_src_fck@1140 ti,mux-clockbcd@~gtraceclk_fck@1140ti,divider-clockg @secure_32k_fck fixed-clock~hgpt12_fckfixed-factor-clockh'2wdt1_fckfixed-factor-clockh'2security_l4_ick2fixed-factor-clock?'2~iaes1_ick@a14ti,omap3-interface-clocki rng_ick@a14ti,omap3-interface-clocki sha11_ick@a14ti,omap3-interface-clocki des1_ick@a14ti,omap3-interface-clocki cam_mclk@f00ti,gate-clockjmcam_ick@f10!ti,omap3-no-wait-interface-clock?~csi2_96m_fck@f00ti,gate-clock~security_l3_ickfixed-factor-clock>'2~kpka_ick@a14ti,omap3-interface-clockk icr_ick@a10ti,omap3-interface-clockJ des2_ick@a10ti,omap3-interface-clockJ mspro_ick@a10ti,omap3-interface-clockJ mailboxes_ick@a10ti,omap3-interface-clockJ ssi_l4_ickfixed-factor-clock?'2~rsr1_fck@c00ti,wait-gate-clock ~sr2_fck@c00ti,wait-gate-clock ~sr_l4_ickfixed-factor-clock?'2dpll2_fck@40ti,divider-clock&@~ldpll2_ck@4ti,omap3-dpll-clockl$@4~mdpll2_m2_ck@44ti,divider-clockmD~niva2_ck@0ti,wait-gate-clockn~modem_fck@a00ti,omap3-interface-clock ~sad2d_ick@a10ti,omap3-interface-clock> ~mad2d_ick@a18ti,omap3-interface-clock> ~mspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock ~ossi_ssr_div_fck_3430es2@a40ti,composite-divider-clock @$~pssi_ssr_fck_3430es2ti,composite-clockop~qssi_sst_fck_3430es2fixed-factor-clockq'2~ hsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockI ~ssi_ick_3430es2@a10ti,omap3-ssi-interface-clockr ~usim_gate_fck@c00ti,composite-gate-clockE  ~}sys_d2_ckfixed-factor-clock'2~tomap_96m_d2_fckfixed-factor-clockE'2~uomap_96m_d4_fckfixed-factor-clockE'2~vomap_96m_d8_fckfixed-factor-clockE'2~womap_96m_d10_fckfixed-factor-clockE'2 ~xdpll5_m2_d4_ckfixed-factor-clocks'2~ydpll5_m2_d8_ckfixed-factor-clocks'2~zdpll5_m2_d16_ckfixed-factor-clocks'2~{dpll5_m2_d20_ckfixed-factor-clocks'2~|usim_mux_fck@c40ti,composite-mux-clock(tuvwxyz{| @~~usim_fckti,composite-clock}~usim_ick@c10ti,omap3-interface-clockN  ~dpll5_ck@d04ti,omap3-dpll-clock  $ L 4~dpll5_m2_ck@d50ti,divider-clock P~ssgx_gate_fck@b00ti,composite-gate-clock& ~core_d3_ckfixed-factor-clock&'2~core_d4_ckfixed-factor-clock&'2~core_d6_ckfixed-factor-clock&'2~omap_192m_alwon_fckfixed-factor-clock"'2~core_d2_ckfixed-factor-clock&'2~sgx_mux_fck@b40ti,composite-mux-clock * @~sgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock> ~cpefuse_fck@a08ti,gate-clock ~ts_fck@a08ti,gate-clock@ ~usbtll_fck@a08ti,wait-gate-clocks ~usbtll_ick@a18ti,omap3-interface-clockJ ~mmchs3_ick@a10ti,omap3-interface-clockJ ~mmchs3_fck@a00ti,wait-gate-clock ~dss1_alwon_fck_3430es2@e00ti,dss-gate-clockm~dss_ick_3430es2@e10ti,omap3-dss-interface-clock?~usbhost_120m_fck@1400ti,gate-clocks~usbhost_48m_fck@1400ti,dss-gate-clock0~usbhost_ick@1410ti,omap3-dss-interface-clock?~uart4_fck@1000ti,wait-gate-clockO~clockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH ~dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `dma~gpio@48310000ti,omap3-gpioH1gpio1Rdefault`~gpio@49050000ti,omap3-gpioIgpio2gpio@49052000ti,omap3-gpioI gpio3gpio@49054000ti,omap3-gpioI@ gpio4Rdefault`~gpio@49056000ti,omap3-gpioI`!gpio5Rdefault`~gpio@49058000ti,omap3-gpioI"gpio6Rdefault`~serial@4806a000ti,omap3-uartH #H12txrxuart1lRdefault`serial@4806c000ti,omap3-uartH#I34txrxuart2lRdefault`serial@49020000ti,omap3-uartI#J56txrxuart3lRdefault`i2c@48070000 ti,omap3-i2cH8txrx+i2c1'@Rdefault`twl@48H  ti,twl4030Rdefault`audioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci 7E Qvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2**bregulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' bregulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0b~regulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5~regulator-vusb1v8ti,twl4030-vusb1v8~regulator-vusb3v1ti,twl4030-vusb3v1~regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpiotwl4030-usbti,twl4030-usb v~ pwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madc~regulator-vdd2bi2c@48072000 ti,omap3-i2cH 9txrx+i2c2'@Rdefault`i2c@48060000 ti,omap3-i2cH=txrx+i2c3'@Rdefault`gpio@20microchip,mcp23017 mailbox@48094000ti,omap3-mailboxmailboxH @dsp $ /spi@48098000ti,omap2-mcspiH A+mcspi1:@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3HokayRdefault`spi@4809a000ti,omap2-mcspiH B+mcspi2: +,-.tx0rx0tx1rx1HokayRdefault`tsc2046@0 ti,tsc2046 OB@ anRdefault`y, XPspi@480b8000ti,omap2-mcspiH [+mcspi3: tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4:FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrx Rdefault`(9mmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrxHokay  KRdefault`mmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx Hdisabledmmu@480bd400Tti,omap2-iommuH mmu_ispa~mmu@5d000000Tti,omap2-iommu]mmu_iva Hdisabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@qmpu ;< {commontxrxmcbsp1 txrxfck Hdisabledmcbsp@49022000ti,omap3-mcbspI I qmpusidetone>?{commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckickHokay~mcbsp@49024000ti,omap3-mcbspI@I qmpusidetoneYZ{commontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick Hdisabledmcbsp@49026000ti,omap3-mcbspI`qmpu 67 {commontxrxmcbsp4txrxfck Hdisabledmcbsp@48096000ti,omap3-mcbspH `qmpu QR {commontxrxmcbsp5txrxfck Hdisabledsham@480c3000ti,omap3-shamshamH 0d1Erxtimer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+Rdefault` ehci-phyohci@48064400ti,ohci-omap3HDLehci@48064800 ti,ehci-omapHHMgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx"+00 ~nand@0,0ti,omap2-nand  4Cbch8Sewdddd$K3AKPdadr<2K+partition@0MLOpartition@80000u-bootpartition@260000u-boot-environment&partition@280000kernel(Ppartition@780000 filesystemxethernet@7,0smsc,lan9221smsc,lan9115S <<   $<3 A<Pdadr2KK!;KY  Rdefault` fmiiethernet@4,0smsc,lan9117smsc,lan9115S AA   $A3 AAPdadr<KK!;KY  Rdefault` fmiiousb_otg_hs@480ab000ti,omap3-musbH \]{mcdma usb_otg_hs Rdefault`    usb2-phy2dss@48050000 ti,omap3-dssH Hdisabled dss_corefck+dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H qprotophypll Hdisabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH Hdisabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  Hdisabled dss_vencfcktv_dac_clkssi-controller@48058000 ti,omap3-ssissiHokHHqsysgddG{gdd_mpu+ q  ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHqtxrxCDssi-port@4805b000ti,omap3-ssi-portHHqtxrxEFserial@49042000ti,omap3-uartI PQRtxrxuart4l Hdisabledregulator-abb-mpu ti,abb-v1 abb_mpu_iva+H0rH0hqbase-addressint-address` sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\+5Rdefaultpinmux_hsusb1_2_pins`j8:<>@BDFHJLN~pinmux_gpio1_pinsjZ ~isp@480bc000 ti,omap3-ispH H   ports+bandgap@48002524H%$ti,omap36xx-bandgap #~target-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_coreH 8qsysc 9 Ffck+ H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_ivaH 8qsysc 9 Ffck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivathermal-zonescpu_thermal T j xN  memory@80000000memoryleds gpio-ledsled1lilly-a83x::led1  default-onsoundti,omap-twl4030 lilly-a83x vcc3regulator-fixedVCC32Z2Zb~hsusb1_phyusb-nop-xceivn~ compatibleinterrupt-parent#address-cells#size-cellsmodelbootargsi2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinsphandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csstatusspi-max-frequencypendown-gpiovcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,swap-xywakeup-sourceti,dual-voltpbias-supplycd-gpioscd-invertedvmmc-supplybus-widthcap-sdio-irqcap-sd-highspeedcap-mmc-highspeedwp-gpios#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-securenum-portsport1-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthti,nand-ecc-optgpmc,mux-add-datagpmc,device-widthgpmc,wait-pingpmc,wait-monitoring-nsgpmc,burst-lengthgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-delay-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nslabelbank-widthgpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthphy-modesmsc,force-internal-phymultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsti,sysc-maskti,sysc-sidlepolling-delay-passivepolling-delaycoefficientsthermal-sensorslinux,default-triggerti,modelti,mcbsp