8(Gtechnexion,omap3-thundertechnexion,omap3-tao3530ti,omap34xxti,omap3 +,7TI OMAP3 Thunder baseboard with TAO3530 SOMchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpucpu(HАg8 Odp` 'ppmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+9pinmux_hsusbb2_pins`V          pinmux_mmc1_pinsPV "$&jpinmux_mmc2_pins0V(*,.02jpinmux_wlan_gpioV^pinmux_uart3_pinsVnApjpinmux_i2c3_pinsVjpinmux_mcspi1_pins Vjpinmux_mcspi3_pins Vjpinmux_mcbsp3_pins V<>@Bjpinmux_twl4030_pinsVAjpinmux_dss_dpi_pinsVjpinmux_lte430_pinsV8j pinmux_backlight_pinsV:j scm_conf@270sysconsimple-busp0+ p0jpbias_regulator@2b0ti,pbias-omap3ti,pbias-omaprpbias_mmc_omap2430ypbias_mmc_omap2430w@-jclocks+mcbsp5_mux_fck@68ti,composite-mux-clockhjmcbsp5_fckti,composite-clockjmcbsp1_mux_fck@4ti,composite-mux-clockj mcbsp1_fckti,composite-clock jmcbsp2_mux_fck@4ti,composite-mux-clock j mcbsp2_fckti,composite-clock jmcbsp3_mux_fck@68ti,composite-mux-clock hjmcbsp3_fckti,composite-clockjmcbsp4_mux_fck@68ti,composite-mux-clock hjmcbsp4_fckti,composite-clockjclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+9pinmux_twl4030_vpins Vjaes@480c5000 ti,omap3-aesaesH PPABtxrx disabledprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYjosc_sys_ck@d40 ti,mux-clock @jsys_ck@1270ti,divider-clockpjsys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock%dpll3_m2x2_ckfixed-factor-clock%jdpll4_x2_ckfixed-factor-clock%corex2_fckfixed-factor-clock%jwkup_l4_ickfixed-factor-clock%jNcorex2_d3_fckfixed-factor-clock%jcorex2_d5_fckfixed-factor-clock%jclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockj@virt_12m_ck fixed-clockjvirt_13m_ck fixed-clock]@jvirt_19200000_ck fixed-clock$jvirt_26000000_ck fixed-clockjvirt_38_4m_ck fixed-clockIjdpll4_ck@d00ti,omap3-dpll-per-clock D 0jdpll4_m2_ck@d48ti,divider-clock? Hj dpll4_m2x2_mul_ckfixed-factor-clock %j!dpll4_m2x2_ck@d00ti,gate-clock! /j"omap_96m_alwon_fckfixed-factor-clock"%j)dpll3_ck@d00ti,omap3-dpll-core-clock @ 0jdpll3_m3_ck@1140ti,divider-clock@j#dpll3_m3x2_mul_ckfixed-factor-clock#%j$dpll3_m3x2_ck@d00ti,gate-clock$  /j%emu_core_alwon_ckfixed-factor-clock%%jbsys_altclk fixed-clockj.mcbsp_clks fixed-clockjdpll3_m2_ck@d40ti,divider-clock @jcore_ckfixed-factor-clock%j&dpll1_fck@940ti,divider-clock& @j'dpll1_ck@904ti,omap3-dpll-clock'  $ @ 4jdpll1_x2_ckfixed-factor-clock%j(dpll1_x2m2_ck@944ti,divider-clock( Dj<cm_96m_fckfixed-factor-clock)%j*omap_96m_fck@d40 ti,mux-clock* @jEdpll4_m3_ck@e40ti,divider-clock @j+dpll4_m3x2_mul_ckfixed-factor-clock+%j,dpll4_m3x2_ck@d00ti,gate-clock, /j-omap_54m_fck@d40 ti,mux-clock-. @j8cm_96m_d2_fckfixed-factor-clock*%j/omap_48m_fck@d40 ti,mux-clock/. @j0omap_12m_fckfixed-factor-clock0%jGdpll4_m4_ck@e40ti,divider-clock @j1dpll4_m4x2_mul_ckti,fixed-factor-clock1ES`j2dpll4_m4x2_ck@d00ti,gate-clock2 /`jdpll4_m5_ck@f40ti,divider-clock?@j3dpll4_m5x2_mul_ckti,fixed-factor-clock3ES`j4dpll4_m5x2_ck@d00ti,gate-clock4 /`jjdpll4_m6_ck@1140ti,divider-clock?@j5dpll4_m6x2_mul_ckfixed-factor-clock5%j6dpll4_m6x2_ck@d00ti,gate-clock6 /j7emu_per_alwon_ckfixed-factor-clock7%jcclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock& pj9clkout2_src_mux_ck@d70ti,composite-mux-clock&*8 pj:clkout2_src_ckti,composite-clock9:j;sys_clkout2@d70ti,divider-clock;@ psmpu_ckfixed-factor-clock<%j=arm_fck@924ti,divider-clock= $emu_mpu_alwon_ckfixed-factor-clock=%jdl3_ick@a40ti,divider-clock& @j>l4_ick@a40ti,divider-clock> @j?rm_ick@c40ti,divider-clock? @gpt10_gate_fck@a00ti,composite-gate-clock  jAgpt10_mux_fck@a40ti,composite-mux-clock@ @jBgpt10_fckti,composite-clockABgpt11_gate_fck@a00ti,composite-gate-clock  jCgpt11_mux_fck@a40ti,composite-mux-clock@ @jDgpt11_fckti,composite-clockCDcore_96m_fckfixed-factor-clockE%jmmchs2_fck@a00ti,wait-gate-clock jmmchs1_fck@a00ti,wait-gate-clock ji2c3_fck@a00ti,wait-gate-clock ji2c2_fck@a00ti,wait-gate-clock ji2c1_fck@a00ti,wait-gate-clock jmcbsp5_gate_fck@a00ti,composite-gate-clock  jmcbsp1_gate_fck@a00ti,composite-gate-clock  j core_48m_fckfixed-factor-clock0%jFmcspi4_fck@a00ti,wait-gate-clockF jmcspi3_fck@a00ti,wait-gate-clockF jmcspi2_fck@a00ti,wait-gate-clockF jmcspi1_fck@a00ti,wait-gate-clockF juart2_fck@a00ti,wait-gate-clockF juart1_fck@a00ti,wait-gate-clockF  jcore_12m_fckfixed-factor-clockG%jHhdq_fck@a00ti,wait-gate-clockH jcore_l3_ickfixed-factor-clock>%jIsdrc_ick@a10ti,wait-gate-clockI jgpmc_fckfixed-factor-clockI%core_l4_ickfixed-factor-clock?%jJmmchs2_ick@a10ti,omap3-interface-clockJ jmmchs1_ick@a10ti,omap3-interface-clockJ jhdq_ick@a10ti,omap3-interface-clockJ jmcspi4_ick@a10ti,omap3-interface-clockJ jmcspi3_ick@a10ti,omap3-interface-clockJ jmcspi2_ick@a10ti,omap3-interface-clockJ jmcspi1_ick@a10ti,omap3-interface-clockJ ji2c3_ick@a10ti,omap3-interface-clockJ ji2c2_ick@a10ti,omap3-interface-clockJ ji2c1_ick@a10ti,omap3-interface-clockJ juart2_ick@a10ti,omap3-interface-clockJ juart1_ick@a10ti,omap3-interface-clockJ  jgpt11_ick@a10ti,omap3-interface-clockJ  jgpt10_ick@a10ti,omap3-interface-clockJ  jmcbsp5_ick@a10ti,omap3-interface-clockJ  jmcbsp1_ick@a10ti,omap3-interface-clockJ  jomapctrl_ick@a10ti,omap3-interface-clockJ jdss_tv_fck@e00ti,gate-clock8jdss_96m_fck@e00ti,gate-clockEjdss2_alwon_fck@e00ti,gate-clockjdummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock jKgpt1_mux_fck@c40ti,composite-mux-clock@ @jLgpt1_fckti,composite-clockKLaes2_ick@a10ti,omap3-interface-clockJ jwkup_32k_fckfixed-factor-clock@%jMgpio1_dbck@c00ti,gate-clockM jsha12_ick@a10ti,omap3-interface-clockJ jwdt2_fck@c00ti,wait-gate-clockM jwdt2_ick@c10ti,omap3-interface-clockN jwdt1_ick@c10ti,omap3-interface-clockN jgpio1_ick@c10ti,omap3-interface-clockN jomap_32ksync_ick@c10ti,omap3-interface-clockN jgpt12_ick@c10ti,omap3-interface-clockN jgpt1_ick@c10ti,omap3-interface-clockN jper_96m_fckfixed-factor-clock)%j per_48m_fckfixed-factor-clock0%jOuart3_fck@1000ti,wait-gate-clockO jgpt2_gate_fck@1000ti,composite-gate-clockjPgpt2_mux_fck@1040ti,composite-mux-clock@@jQgpt2_fckti,composite-clockPQgpt3_gate_fck@1000ti,composite-gate-clockjRgpt3_mux_fck@1040ti,composite-mux-clock@@jSgpt3_fckti,composite-clockRSgpt4_gate_fck@1000ti,composite-gate-clockjTgpt4_mux_fck@1040ti,composite-mux-clock@@jUgpt4_fckti,composite-clockTUgpt5_gate_fck@1000ti,composite-gate-clockjVgpt5_mux_fck@1040ti,composite-mux-clock@@jWgpt5_fckti,composite-clockVWgpt6_gate_fck@1000ti,composite-gate-clockjXgpt6_mux_fck@1040ti,composite-mux-clock@@jYgpt6_fckti,composite-clockXYgpt7_gate_fck@1000ti,composite-gate-clockjZgpt7_mux_fck@1040ti,composite-mux-clock@@j[gpt7_fckti,composite-clockZ[gpt8_gate_fck@1000ti,composite-gate-clock j\gpt8_mux_fck@1040ti,composite-mux-clock@@j]gpt8_fckti,composite-clock\]gpt9_gate_fck@1000ti,composite-gate-clock j^gpt9_mux_fck@1040ti,composite-mux-clock@@j_gpt9_fckti,composite-clock^_per_32k_alwon_fckfixed-factor-clock@%j`gpio6_dbck@1000ti,gate-clock`jgpio5_dbck@1000ti,gate-clock`jgpio4_dbck@1000ti,gate-clock`jgpio3_dbck@1000ti,gate-clock`jgpio2_dbck@1000ti,gate-clock` jwdt3_fck@1000ti,wait-gate-clock` jper_l4_ickfixed-factor-clock?%jagpio6_ick@1010ti,omap3-interface-clockajgpio5_ick@1010ti,omap3-interface-clockajgpio4_ick@1010ti,omap3-interface-clockajgpio3_ick@1010ti,omap3-interface-clockajgpio2_ick@1010ti,omap3-interface-clocka jwdt3_ick@1010ti,omap3-interface-clocka juart3_ick@1010ti,omap3-interface-clocka juart4_ick@1010ti,omap3-interface-clockajgpt9_ick@1010ti,omap3-interface-clocka jgpt8_ick@1010ti,omap3-interface-clocka jgpt7_ick@1010ti,omap3-interface-clockajgpt6_ick@1010ti,omap3-interface-clockajgpt5_ick@1010ti,omap3-interface-clockajgpt4_ick@1010ti,omap3-interface-clockajgpt3_ick@1010ti,omap3-interface-clockajgpt2_ick@1010ti,omap3-interface-clockajmcbsp2_ick@1010ti,omap3-interface-clockajmcbsp3_ick@1010ti,omap3-interface-clockajmcbsp4_ick@1010ti,omap3-interface-clockajmcbsp2_gate_fck@1000ti,composite-gate-clockj mcbsp3_gate_fck@1000ti,composite-gate-clockjmcbsp4_gate_fck@1000ti,composite-gate-clockjemu_src_mux_ck@1140 ti,mux-clockbcd@jeemu_src_ckti,clkdm-gate-clockejfpclk_fck@1140ti,divider-clockf@pclkx2_fck@1140ti,divider-clockf@atclk_fck@1140ti,divider-clockf@traceclk_src_fck@1140 ti,mux-clockbcd@jgtraceclk_fck@1140ti,divider-clockg @secure_32k_fck fixed-clockjhgpt12_fckfixed-factor-clockh%wdt1_fckfixed-factor-clockh%security_l4_ick2fixed-factor-clock?%jiaes1_ick@a14ti,omap3-interface-clocki rng_ick@a14ti,omap3-interface-clocki sha11_ick@a14ti,omap3-interface-clocki des1_ick@a14ti,omap3-interface-clocki cam_mclk@f00ti,gate-clockj`cam_ick@f10!ti,omap3-no-wait-interface-clock?jcsi2_96m_fck@f00ti,gate-clockjsecurity_l3_ickfixed-factor-clock>%jkpka_ick@a14ti,omap3-interface-clockk icr_ick@a10ti,omap3-interface-clockJ des2_ick@a10ti,omap3-interface-clockJ mspro_ick@a10ti,omap3-interface-clockJ mailboxes_ick@a10ti,omap3-interface-clockJ ssi_l4_ickfixed-factor-clock?%jrsr1_fck@c00ti,wait-gate-clock jsr2_fck@c00ti,wait-gate-clock jsr_l4_ickfixed-factor-clock?%dpll2_fck@40ti,divider-clock&@jldpll2_ck@4ti,omap3-dpll-clockl$@4jmdpll2_m2_ck@44ti,divider-clockmDjniva2_ck@0ti,wait-gate-clocknjmodem_fck@a00ti,omap3-interface-clock jsad2d_ick@a10ti,omap3-interface-clock> jmad2d_ick@a18ti,omap3-interface-clock> jmspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock jossi_ssr_div_fck_3430es2@a40ti,composite-divider-clock @$jpssi_ssr_fck_3430es2ti,composite-clockopjqssi_sst_fck_3430es2fixed-factor-clockq%jhsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockI jssi_ick_3430es2@a10ti,omap3-ssi-interface-clockr jusim_gate_fck@c00ti,composite-gate-clockE  j}sys_d2_ckfixed-factor-clock%jtomap_96m_d2_fckfixed-factor-clockE%juomap_96m_d4_fckfixed-factor-clockE%jvomap_96m_d8_fckfixed-factor-clockE%jwomap_96m_d10_fckfixed-factor-clockE% jxdpll5_m2_d4_ckfixed-factor-clocks%jydpll5_m2_d8_ckfixed-factor-clocks%jzdpll5_m2_d16_ckfixed-factor-clocks%j{dpll5_m2_d20_ckfixed-factor-clocks%j|usim_mux_fck@c40ti,composite-mux-clock(tuvwxyz{| @j~usim_fckti,composite-clock}~usim_ick@c10ti,omap3-interface-clockN  jdpll5_ck@d04ti,omap3-dpll-clock  $ L 4jdpll5_m2_ck@d50ti,divider-clock Pjssgx_gate_fck@b00ti,composite-gate-clock& jcore_d3_ckfixed-factor-clock&%jcore_d4_ckfixed-factor-clock&%jcore_d6_ckfixed-factor-clock&%jomap_192m_alwon_fckfixed-factor-clock"%jcore_d2_ckfixed-factor-clock&%jsgx_mux_fck@b40ti,composite-mux-clock * @jsgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock> jcpefuse_fck@a08ti,gate-clock jts_fck@a08ti,gate-clock@ jusbtll_fck@a08ti,wait-gate-clocks jusbtll_ick@a18ti,omap3-interface-clockJ jmmchs3_ick@a10ti,omap3-interface-clockJ jmmchs3_fck@a00ti,wait-gate-clock jdss1_alwon_fck_3430es2@e00ti,dss-gate-clock`jdss_ick_3430es2@e10ti,omap3-dss-interface-clock?jusbhost_120m_fck@1400ti,gate-clocksjusbhost_48m_fck@1400ti,dss-gate-clock0jusbhost_ick@1410ti,omap3-dss-interface-clock?jclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainhemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH jdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `dmajgpio@48310000ti,omap3-gpioH1gpio1 gpio@49050000ti,omap3-gpioIgpio2 gpio@49052000ti,omap3-gpioI gpio3 gpio@49054000ti,omap3-gpioI@ gpio4 gpio@49056000ti,omap3-gpioI`!gpio5 jgpio@49058000ti,omap3-gpioI"gpio6 jserial@4806a000ti,omap3-uartH H12txrxuart1lserial@4806c000ti,omap3-uartHI34txrxuart2lserial@49020000ti,omap3-uartIJ56txrxuart3l*default8i2c@48070000 ti,omap3-i2cH8txrx+i2c1'@twl@48H  ti,twl4030*default8audioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci BP \vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 yvdd_ehciw@w@mregulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' jregulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0jregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5jregulator-vusb1v8ti,twl4030-vusb1v8jregulator-vusb3v1ti,twl4030-vusb3v1jregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@mregulator-vsimti,twl4030-vsimw@-jgpioti,twl4030-gpio jtwl4030-usbti,twl4030-usb jpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madcji2c@48072000 ti,omap3-i2cH 9txrx+i2c2i2c@48060000 ti,omap3-i2cH=txrx+i2c3*default8mailbox@48094000ti,omap3-mailboxmailboxH @#/Adsp S ^spi@48098000ti,omap2-mcspiH A+mcspi1i@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3*default8spidev@0spidevwlspi@4809a000ti,omap2-mcspiH B+mcspi2i +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3i tx0rx0tx1rx1*default8spidev@0spidevwlspi@480ba000ti,omap2-mcspiH 0+mcspi4iFGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrx*default8 mmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrx*default8mmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommuH mmu_ispjmmu@5d000000ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;<  commontxrx0mcbsp1 txrxfck disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>? commontxrxsidetone0mcbsp2mcbsp2_sidetone!"txrxfckickokayjmcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZ commontxrxsidetone0mcbsp3mcbsp3_sidetonetxrxfckickokay*default8mcbsp@49026000ti,omap3-mcbspI`mpu 67  commontxrx0mcbsp4txrxfck? disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR  commontxrx0mcbsp5txrxfck disabledsham@480c3000ti,omap3-shamshamH 0d1Erx disabledtimer@48318000ti,omap3430-timerH1%timer1Ptimer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5_timer@4903a000ti,omap3430-timerI*timer6_timer@4903c000ti,omap3430-timerI+timer7_timer@4903e000ti,omap3430-timerI,timer8l_timer@49040000ti,omap3430-timerI-timer9ltimer@48086000ti,omap3430-timerH`.timer10ltimer@48088000ti,omap3430-timerH/timer11ltimer@48304000ti,omap3430-timerH0@_timer12Pyusbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ ehci-phyohci@48064400ti,ohci-omap3HDLehci@48064800 ti,ehci-omapHHMgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx+ 0jnand@0,0ti,omap2-nand  sw$ $2AT$gu0HH6+x-loader@0 X-Loaderbootloaders@80000U-Bootbootloaders_env@260000 U-Boot Env&kernel@280000Kernel(@filesystem@680000 File Systemhusb_otg_hs@480ab000ti,omap3-musbH \] mcdma usb_otg_hs  usb2-phy'2dss@48050000 ti,omap3-dssHok dss_corefck+*default8dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  disabled dss_vencfckportendpoint-=j ssi-controller@48058000 ti,omap3-ssissiokHHsysgddG gdd_mpu+ q ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrxCDssi-port@4805b000ti,omap3-ssi-portHHtxrxEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%$+9isp@480bc000 ti,omap3-ispH H |HrlOports+bandgap@48002524H%$ti,omap34xx-bandgap[jtarget-module@480cb000ti,sysc-omap3430-srti,syscsmartreflex_coreH $syscqfck+ H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3430-srti,syscsmartreflex_mpu_ivaH $syscqfck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivathermal-zonescpu_thermal~N memory@80000000|memoryhsusb2_power_regregulator-fixed yhsusb2_vbus2Z2Z pjhsusb2_phyusb-nop-xceiv jsoundti,omap-twl4030 omap3beagleregulator-mmc2-sdio-poweronregulator-fixedyregulator-mmc2-sdio-poweron00 'jdisplaysamsung,lte430wq-f0cpanel-dpilcd*default8   portendpoint- jpanel-timingT@ (4*>JW an{backlightgpio-backlight*default8    compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsphandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesstatusclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0bci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyspi-cphati,dual-voltpbias-supplyvmmc-supplyvqmmc-supplycd-gpiosbus-widthnon-removablecap-power-off-card#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsti,sysc-maskpolling-delay-passivepolling-delaycoefficientsthermal-sensorsgpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbspenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activedefault-on