d8`h(S`0,ICnova-A20 SWAC>2swac,icnova-a20-swacincircuit,icnova-a20allwinner,sun7i-a20chosen=Dserial0:115200n8framebuffer@002allwinner,simple-framebuffersimple-framebufferPde_be0-lcd0-hdmi8c8<> jdisabledframebuffer@102allwinner,simple-framebuffersimple-framebuffer Pde_be0-lcd0(c8> jdisabledframebuffer@202allwinner,simple-framebuffersimple-framebufferPde_be0-lcd0-tve08c68> jdisabledaliasesq/soc@1c00000/ethernet@1c50000{/soc@1c00000/serial@1c28000memorymemory@cpuscpu@02arm,cortex-a7cpuc8\ \ / OB@2B@cpu@12arm,cortex-a7cpuc8\ \ / OB@2B@thermal-zonescpu_thermalcooling-mapsmap0  tripscpu_alert0$(passivecpu_crit( criticaltimer2arm,armv7-timer03   pmu2arm,cortex-a7-pmu3xyclocks=clk@1c20050> 2fixed-clockKn6[osc24Mclk@0> 2fixed-clockK[osc32kclk@1> 2fixed-clockK}x@ [mii_phy_txclk@2> 2fixed-clockKsY@ [gmac_int_txclk@1c20164>2allwinner,sun7i-a20-gmac-clkdc[gmac_tx"display-engine#2allwinner,sun7i-a20-display-enginen  jdisabledsoc@1c00000 2simple-bus=system-control@1c00000F2allwinner,sun7i-a20-system-controlallwinner,sun4i-a10-system-control0=sram@0 2mmio-sram =sram-section@8000>2allwinner,sun7i-a20-sram-a3-a4allwinner,sun4i-a10-sram-a3-a4@ jdisabled sram@10000 2mmio-sram =sram-section@062allwinner,sun7i-a20-sram-dallwinner,sun4i-a10-sram-d jdisabledsram@1d00000 2mmio-sram  = sram-section@082allwinner,sun7i-a20-sram-c1allwinner,sun4i-a10-sram-c1interrupt-controller@1c000302allwinner,sun7i-a20-sc-nmi0  3 dma-controller@1c020002allwinner,sun4i-a10-dma  3c  nand@1c030002allwinner,sun4i-a10-nand0 3%c'`ahbmod  rxtx jdisabledspi@1c050002allwinner,sun4i-a10-spiP 3 c,pahbmod  rxtx jdisabledspi@1c060002allwinner,sun4i-a10-spi` 3 c-qahbmod  rxtx jdisabledethernet@1c0b0002allwinner,sun4i-a10-emac 37c*  jdisabledmdio@1c0b0802allwinner,sun4i-a10-mdio jdisabledlcd-controller@1c0c0002allwinner,sun7i-a20-tcon 3, lcdc8ahbtcon-ch0tcon-ch1[tcon0-pixel-clock  portsport@0endpoint@0 /endpoint@1+port@1endpoint@1lcd-controller@1c0d0002allwinner,sun7i-a20-tcon 3- lcdc9ahbtcon-ch0tcon-ch1[tcon1-pixel-clock  portsport@0endpoint@00endpoint@1,port@1endpoint@1mmc@1c0f0002allwinner,sun7i-a20-mmc c"bcdahbmmcoutputsample 3 jokaydefault,6BLmmc@1c100002allwinner,sun7i-a20-mmc c#efgahbmmcoutputsample 3! jdisabledmmc@1c110002allwinner,sun7i-a20-mmc c$hijahbmmcoutputsample 3" jdisabledmmc@1c120002allwinner,sun7i-a20-mmc  c%klmahbmmcoutputsample 3# jdisabledusb@1c130002allwinner,sun4i-a10-musb0c 3&Umcejusbt jdisabledphy@1c13400{2allwinner,sun7i-a20-usb-phy4Hphy_ctrlpmu1pmu2c}usb_phy!usb0_resetusb1_resetusb2_resetjokayusb@1c14000&2allwinner,sun7i-a20-ehcigeneric-ehci@ 3'cejusbjokayusb@1c14400&2allwinner,sun7i-a20-ohcigeneric-ohciD 3@c{ejusbjokaycrypto-engine@1c1500062allwinner,sun7i-a20-cryptoallwinner,sun4i-a10-cryptoP 3Vcoahbmodhdmi@1c1600032allwinner,sun7i-a20-hdmiallwinner,sun5i-a10s-hdmi` 3: c< ahbmodpll-0pll-1$   ddc-txddc-rxaudio-tx jdisabledportsport@0endpoint@0endpoint@1port@1spi@1c170002allwinner,sun4i-a10-spip 3 c.rahbmod  rxtx jdisabledsata@1c180002allwinner,sun4i-a10-ahci 38c1z jdisabledusb@1c1c000&2allwinner,sun7i-a20-ehcigeneric-ehci 3(cejusbjokayusb@1c1c400&2allwinner,sun7i-a20-ohcigeneric-ohci 3Ac|ejusbjokayspi@1c1f0002allwinner,sun4i-a10-spi 32c/ahbmod  rxtx jdisabledclock@1c200002allwinner,sun7i-a20-ccuc hosclosc>pinctrl@1c208002allwinner,sun7i-a20-pinctrl 3cJapbhosclosccan0@0 PH20PH21canclk_out_a@0PI12 clk_out_aclk_out_b@0PI13 clk_out_bemac0@0KPA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA16emacgmac_mii@0KPA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA16gmac#gmac_rgmii@0BPA0PA1PA2PA3PA4PA5PA6PA7PA8PA10PA11PA12PA13PA15PA16gmac(i2c0@0PB0PB1i2c0i2c1@0 PB18PB19i2c1!i2c2@0 PB20PB21i2c2i2c3@0PI0PI1i2c3ir0@0PB4ir0ir0@1PB3ir0ir1@0PB23ir1ir1@1PB22ir1mmc0@0PF0PF1PF2PF3PF4PF5mmc0mmc2@0PC6PC7PC8PC9PC10PC11mmc2mmc3@0PI4PI5PI6PI7PI8PI9mmc3ps20@0 PI20PI21ps2ps21@0 PH12PH13ps2pwm0@0PB2pwmpwm1@0PI3pwmspdif@0PB13spdifspi0@0PI11PI12PI13spi0spi0_cs0@0PI10spi0spi0_cs1@0PI14spi0spi1@0PI17PI18PI19spi1spi1_cs0@0PI16spi1spi2@0PC20PC21PC22spi2spi2@1PB15PB16PB17spi2spi2_cs0@0PC19spi2spi2_cs0@1PB14spi2uart0@0 PB22PB23uart0uart2@0PI16PI17PI18PI19uart2uart3@0PG6PG7PG8PG9uart3uart3@1PH0PH1uart3uart4@0 PG10PG11uart4uart4@1PH4PH5uart4uart5@0 PI10PI11uart5uart6@0 PI12PI13uart6uart7@0 PI20PI21uart7timer@1c20c002allwinner,sun4i-a10-timer H3CDcwatchdog@1c20c902allwinner,sun4i-a10-wdt rtc@1c20d002allwinner,sun7i-a20-rtc  3pwm@1c20e002allwinner,sun7i-a20-pwm c jdisabledspdif@1c210002allwinner,sun4i-a10-spdif 3 cFx apbspdif  rxtx jdisabledir@1c218002allwinner,sun4i-a10-ircKtapbir 3@ jdisabledir@1c21c002allwinner,sun4i-a10-ircLuapbir 3@ jdisabledi2s@1c220002allwinner,sun4i-a10-i2s  3WcIapbmod  rxtx jdisabledi2s@1c224002allwinner,sun4i-a10-i2s$ 3cGvapbmod  rxtx jdisabledlradc@1c228002allwinner,sun4i-a10-lradc-keys( 3 jdisabledcodec@1c22c002allwinner,sun7i-a20-codec,@ 3cE apbcodec  rxtx jdisabledeeprom@1c238002allwinner,sun7i-a20-sid8i2s@1c244002allwinner,sun4i-a10-i2sD 3ZcMapbmod  rxtx jdisabledrtp@1c250002allwinner,sun5i-a13-tsP 3!serial@1c280002snps,dw-apb-uart€ 37AcXjokaydefault,serial@1c284002snps,dw-apb-uart„ 37AcY jdisabledserial@1c288002snps,dw-apb-uartˆ 37AcZ jdisabledserial@1c28c002snps,dw-apb-uartŒ 37Ac[ jdisabledserial@1c290002snps,dw-apb-uart 37Ac\ jdisabledserial@1c294002snps,dw-apb-uart” 37Ac] jdisabledserial@1c298002snps,dw-apb-uart˜ 37Ac^ jdisabledserial@1c29c002snps,dw-apb-uartœ 37Ac_ jdisabledps2@1c2a0002allwinner,sun4i-a10-ps2  3>cU jdisabledps2@1c2a4002allwinner,sun4i-a10-ps2¤ 3?cV jdisabledi2c@1c2ac0002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c¬ 3cOjokaydefault,pmic@344 32x-powers,axp209ac-power-supply 2x-powers,axp202-ac-power-supply jdisabledadc2x-powers,axp209-adcNgpio2x-powers,axp209-gpiobattery-power-supply%2x-powers,axp209-battery-power-supply jdisabledregulators`dcdc2svdd-cpuB@\dcdc3 svdd-int-dllB@\ldo1  svdd-rtcldo2savcc--ldo3sldo3ldo4sldo4ldo5sldo5 jdisabledusb-power-supply!2x-powers,axp202-usb-power-supply jdisabledi2c@1c2b00002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c° 3cPjokaydefault,!i2c@1c2b40002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c´ 3 cQ jdisabledi2c@1c2b80002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c¸ 3XcR jdisabledcan@1c2bc0002allwinner,sun7i-a20-canallwinner,sun4i-a10-can¼ 3cS jdisabledi2c@1c2c00002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c 3YcW jdisabledgpu@1c40000&2allwinner,sun7i-a20-maliarm,mali-400T3EFGHJKI#Ugpgpmmupp0ppmmu0pp1ppmmu1pmucD buscore`ethernet@1c500002allwinner,sun7i-a20-gmac 3UUmacirq cB"stmmacethallwinner_gmac_txjokaydefault,#$ miiethernet-phy@1$hstimer@1c600002allwinner,sun7i-a20-hstimer03QRSTc3interrupt-controller@1c8100012arm,gic-400arm,cortex-a7-gicarm,cortex-a15-gic  @ `  3 display-frontend@1e00000%2allwinner,sun7i-a20-display-frontend 3/c@ ahbmodram portsport@1endpoint@0%-endpoint@1&)display-frontend@1e20000%2allwinner,sun7i-a20-display-frontend 30cA ahbmodram portsport@1endpoint@0'.endpoint@1(*display-backend@1e40000$2allwinner,sun7i-a20-display-backend 30c? ahbmodramportsport@0endpoint@0)&endpoint@1*(port@1endpoint@0+endpoint@1,display-backend@1e60000$2allwinner,sun7i-a20-display-backend 3/c> ahbmodramportsport@0endpoint@0-%endpoint@1.'port@1endpoint@0/ endpoint@10ahci-5v2regulator-fixedsahci-5vLK@LK@);N jdisabledusb0-vbus2regulator-fixed susb0-vbusLK@LK@;N  jdisabledusb1-vbus2regulator-fixed susb1-vbusLK@LK@);Njokayusb2-vbus2regulator-fixed susb2-vbusLK@LK@);Njokayvcc3v02regulator-fixedsvcc3v0--vcc3v32regulator-fixedsvcc3v32Z2Zvcc5v02regulator-fixedsvcc5v0LK@LK@ #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusethernet0serial0device_typeregclock-latencyoperating-points#cooling-cellscpu-supplyphandlepolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresisinterrupts#clock-cellsclock-frequencyclock-output-namesallwinner,pipelinesinterrupt-controller#interrupt-cells#dma-cellsclock-namesdmasdma-namesnum-csallwinner,sramresetsreset-namesremote-endpointallwinner,tcon-channelpinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpiosinterrupt-namesphysphy-namesextcon#phy-cellsreg-namesusb1_vbus-supplyusb2_vbus-supply#reset-cellsgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-up#pwm-cells#sound-dai-cells#thermal-sensor-cellsreg-shiftreg-io-width#io-channel-cellsx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltassigned-clocksassigned-clock-ratessnps,pblsnps,fixed-burstsnps,force_sf_dma_modephyphy-moderegulator-boot-onenable-active-highgpio