[8X|(XD,Cubietech Cubieboard4.2cubietech,a80-cubieboard4allwinner,sun9i-a80cpuscpu@02arm,cortex-a7=cpuIZjallwinner,sun9i-a80-smpxcpu@12arm,cortex-a7=cpuIZjallwinner,sun9i-a80-smpxcpu@22arm,cortex-a7=cpuIZjallwinner,sun9i-a80-smpxcpu@32arm,cortex-a7=cpuIZjallwinner,sun9i-a80-smpxcpu@1002arm,cortex-a15=cpuIZjallwinner,sun9i-a80-smpxcpu@1012arm,cortex-a15=cpuIZjallwinner,sun9i-a80-smpxcpu@1022arm,cortex-a15=cpuIZjallwinner,sun9i-a80-smpxcpu@1032arm,cortex-a15=cpuIZjallwinner,sun9i-a80-smpxtimer2arm,armv7-timer0|   Zn6clocks clk-24M 2fixed-clockZn6osc24Mclk-32k2fixed-factor-clockosc32kclk@80014102allwinner,sun9i-a80-cpus-clkxcpusclk-ahbs2fixed-factor-clockahbs clk@800141c2allwinner,sun8i-a23-apb0-clkx apbs clk@8001428#2allwinner,sun9i-a80-apbs-gates-clkx( 8 apbs_pioapbs_irapbs_timerapbs_rsbapbs_uartapbs_1wireapbs_i2c0apbs_i2c1apbs_ps2_0apbs_ps2_1apbs_dmaapbs_i2s0apbs_i2s1apbs_twd4clk@8001450xP2allwinner,sun4i-a10-mod0-clkr_1wireclk@8001454xT2allwinner,sun4i-a10-mod0-clkr_ir5display-engine#2allwinner,sun9i-a80-display-engine okaysoc 2simple-bus sram@20000 2mmio-sramx smp-sram@10002allwinner,sun9i-a80-smp-sramxusb@a00000&2allwinner,sun9i-a80-ehcigeneric-ehcix |H  &+usb disabledusb@a00400&2allwinner,sun9i-a80-ohcigeneric-ohcix |I  &+usb disabledphy@a008002allwinner,sun9i-a80-usb-phyx 5phy Aphy disabledMusb@a01000&2allwinner,sun9i-a80-ehcigeneric-ehcix |J  &+usb disabledphy@a018002allwinner,sun9i-a80-usb-phyx  5hsic_480Mhsic_12Mphy   Ahsicphy disabledMXhsicusb@a02000&2allwinner,sun9i-a80-ehcigeneric-ehcix  |L  &+usb disabledusb@a02400&2allwinner,sun9i-a80-ohcigeneric-ohcix$ |M   &+usb disabledphy@a028002allwinner,sun9i-a80-usb-phyx(  5hsic_480Mhsic_12Mphy   Ahsicphy disabledMclock@a080002allwinner,sun9i-a80-usb-clksx ` 5bushosca cpucfg@17000002allwinner,sun9i-a80-cpucfgxpmmc@1c0f0002allwinner,sun9i-a80-mmcx !#"5ahbmmcoutputsampleAahb |<okayndefault|mmc@1c100002allwinner,sun9i-a80-mmcx $&%5ahbmmcoutputsampleAahb |=okayndefault|mmc@1c110002allwinner,sun9i-a80-mmcx ')(5ahbmmcoutputsampleAahb |>okayndefault|mmc@1c120002allwinner,sun9i-a80-mmcx  *,+5ahbmmcoutputsampleAahb |? disabledclk@1c13000#2allwinner,sun9i-a80-mmc-config-clkx0T5ahbAahba0mmc0_configmmc1_configmmc2_configmmc3_configinterrupt-controller@1c41000%2arm,cortex-a7-gicarm,cortex-a15-gic x @ `  | cci@1c90000 2arm,cci-400x slave-if@40002arm,cci-400-ctrl-ifacex@slave-if@50002arm,cci-400-ctrl-ifacexPpmu@90002arm,cci-400-pmu,r1xP<|clock@30000002allwinner,sun9i-a80-de-clksx076k 5moddrambusadisplay-frontend@3100000%2allwinner,sun9i-a80-display-frontendx |]  5ahbmodram portsport@1xendpoint@0x#display-frontend@3140000%2allwinner,sun9i-a80-display-frontendx |^  5ahbmodram portsport@1xendpoint@0x&display-backend@3200000$2allwinner,sun9i-a80-display-backendx  |_ 5ahbmodramportsport@0xendpoint@0x$endpoint@1x'port@1xendpoint@0x)display-backend@3240000$2allwinner,sun9i-a80-display-backendx$ |` 5ahbmodramportsport@0xendpoint@0x %endpoint@1x!(port@1xendpoint@0x"+deu@33000002allwinner,sun9i-a80-deux0 |\ 5ahbmodramportsport@0xendpoint@0x#port@1xendpoint@0x$endpoint@1x% deu@33400002allwinner,sun9i-a80-deux4 |\ 5ahbmodramportsport@0xendpoint@0x&port@1xendpoint@0x'endpoint@1x(!drc@34000002allwinner,sun9i-a80-drcx@ |[ 5ahbmodramportsport@0xendpoint@0x)port@1xendpoint@0x*.drc@34400002allwinner,sun9i-a80-drcxD |[  5ahbmodram portsport@0xendpoint@0x+"port@1xendpoint@0x,0lcd-controller@3c000002allwinner,sun9i-a80-tcon-lcdx |Vf: 5ahbtcon-ch0Alcdedptcon0-pixel-clockndefault|-portsport@0xendpoint@0x.*port@1xendpoint@0x/>lcd-controller@3c100002allwinner,sun9i-a80-tcon-tvx |Wg; 5ahbtcon-ch1Alcdedpportsport@0xendpoint@0x0,port@1xclock@60000002allwinner,sun9i-a80-ccux 5hoscloscatimer@6000c002allwinner,sun4i-a10-timerx H|watchdog@6000ca02allwinner,sun6i-a31-wdtx  |pinctrl@60008002allwinner,sun9i-a80-pinctrlx<| xo5apbhosclosc!1i2c3-pins =PG10PG11Bi2c32lcd0-rgb888-pins=PD0PD1PD2PD3PD4PD5PD6PD7PD8PD9PD10PD11PD12PD13PD14PD15PD16PD17PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27Blcd0-mmc0-pins=PF0PF1PF2PF3PF4PF5Bmmc0KZmmc1-pins=PG0PG1PG2PG3PG4PG5Bmmc1KZmmc2-8bit-pins3=PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC16Bmmc2K(Zuart0-ph-pins =PH12PH13Buart01uart4-pins=PG12PG13PG14PG15Buart4serial@70000002snps,dw-apb-uartx |gq|-okayndefault|1serial@70004002snps,dw-apb-uartx |gq}. disabledserial@70008002snps,dw-apb-uartx |gq~/ disabledserial@7000c002snps,dw-apb-uartx  |gq0 disabledserial@70010002snps,dw-apb-uartx |gq1 disabledserial@70014002snps,dw-apb-uartx |gq2 disabledi2c@70028002allwinner,sun6i-a31-i2cx( |w( disabledi2c@7002c002allwinner,sun6i-a31-i2cx, |x) disabledi2c@70030002allwinner,sun6i-a31-i2cx0 |y* disabledi2c@70034002allwinner,sun6i-a31-i2cx4 | z+okayndefault|2<i2c@70038002allwinner,sun6i-a31-i2cx8 | {, disabledwatchdog@80010002allwinner,sun6i-a31-wdtx  |$prcm@80014002allwinner,sun9i-a80-prcmxreset@80014b0x 2allwinner,sun6i-a31-clock-reseta6interrupt-controller@80015a02allwinner,sun9i-a80-nmix  | 8ir@80020002allwinner,sun5i-a13-ir |%ndefault|3 455apbir6x @okayserial@80028002snps,dw-apb-uartx( |&gq46 disabledpinctrl@8002c002allwinner,sun9i-a80-r-pinctrlx,|-.45apbhosclosc6!1:r-ir-pins=PL6 Bs_cir_rx3r-rsb-pins=PN0PN1Bs_rsbKZ7rsb@80034002allwinner,sun8i-a23-rsbx4 |'4Z-6ndefault|7okaypmic@3a3x8|2x-powers,axp809regulatorsaldo1~-- vcc33-usbhaldo2w@w@vcc-pb-io-camaldo3dc5ldo~ 5vdd-cpus-09-usbhdcdc1~--vcc-3vdcdc2 5vdd-gpudcdc3~ 5 vdd-cpuadcdc4~ 5vdd-sys-usb0-hdmidcdc5~hX vcc-dramdldo12Z2Z vcc-wifidldo2~--vcc-pleldo1OO vcc-dvdd-cameldo2w@w@vcc-peeldo3~--vcc-pm-codec-io1ldo_io0~--vcc-pgldo_io1&%&%vcc-pa-gmac-2v5rtc_ldovcc-rtc-vdd1v8-ioswpmic@7452x-powers,axp806xE8|9regulatorsaldo1~--avccaldo2s_aldo2aldo3s_aldo3bldo1~vcc18-efuse-adc-display-csibldo2~vdd18-drampll-vcc18-pll-cpvddbldo3bldo4  vcc12-hsiccldo12Z2Z vcc-gmac-phycldo2** afvcc-camcldo3--vcc-io-wifi-codec-io2dcdca~ 5 vdd-cpubdcdcd~ 5vdd-vpudcdce~  vcc-bldo-codec-ldoin9sws_swcodec@e892x-powers,ac100xcodec2x-powers,ac100-codec: | 4M_adda;rtc2x-powers,ac100-rtc8|;cko1_rtccko2_rtccko3_rtcaliases/soc/serial@7000000chosenserial0:115200n8leds 2gpio-ledsgreencubieboard4:green:usrredcubieboard4:red:usrvga-connector2vga-connectorvga<portendpoint=?vga-dac'2corpro,gm7123adi,adv7123dumb-vga-dacportsport@0xendpoint@0x>/port@1xendpoint@0x?=wifi-pwrseq2mmc-pwrseq-simple 5ext_clock: #address-cells#size-cellsinterrupt-parentmodelcompatibledevice_typecci-control-portclock-frequencyenable-methodreginterruptsarm,cpu-registers-not-fw-configuredranges#clock-cellsclock-output-namesphandleclock-divclock-multclocksclock-indicesallwinner,pipelinesstatusresetsphysphy-namesclock-namesreset-names#phy-cellsphy_type#reset-cellspinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpiosvqmmc-supplymmc-pwrseqnon-removablecap-mmc-hw-resetinterrupt-controller#interrupt-cellsinterface-typeremote-endpointgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-upreg-shiftreg-io-widthregulator-always-onregulator-min-microvoltregulator-max-microvoltregulator-namebldoin-supplyserial0stdout-pathlabelddc-i2c-busvdd-supplyreset-gpios