Ð þíP8¼(”„ wm,wm8750 &VIA APC8750chosenaliases,/soc/serial@d82000004/soc/serial@d82b0000?pinctrl@d8110000wm,wm8750-pinctrlrØŽ£Ç×ãdefaultñi2cû¨©ª«´pmc@d8130000via,vt8500-pmcrØclocksref24M fixed-clock$n6´ref25M fixed-clock$}x@´pllawm,wm8750-pll-clock4r´pllbwm,wm8750-pll-clock4r´pllcwm,wm8750-pll-clock4rplldwm,wm8750-pll-clock4r ´pllewm,wm8750-pll-clock4rarmvia,vt8500-device-clock4;ahbvia,vt8500-device-clock4;apbvia,vt8500-device-clock4; ddrvia,vt8500-device-clock4;uart0via,vt8500-device-clock4GTR´ uart1via,vt8500-device-clock4GTR´ uart2via,vt8500-device-clock4GTR´ uart3via,vt8500-device-clock4GTR´ uart4via,vt8500-device-clock4GTR´ uart5via,vt8500-device-clock4GTR´pwmvia,vt8500-device-clock4;PGPR´sdhcvia,vt8500-device-clock4;0]?GPR´i2c0clkvia,vt8500-device-clock4; GPR´i2c1clkvia,vt8500-device-clock4;¤GPR ´pwm@d8220000jvia,vt8500-pwmrØ"4timer@d8130100via,vt8500-timerrØ(¼$ehci@d8007900via,vt8500-ehcirØy¼uhci@d8007b00platform-uhcirØ{¼uhci@d8008d00platform-uhcirؼserial@d8200000via,vt8500-uartrØ @¼ 4 uokayserial@d82b0000via,vt8500-uartrØ+@¼!4  udisabledserial@d8210000via,vt8500-uartrØ!@¼/4  udisabledserial@d82c0000via,vt8500-uartrØ,@¼24  udisabledserial@d8370000via,vt8500-uartrØ7@¼4  udisabledserial@d8380000via,vt8500-uartrØ8@¼+4 udisabledrtc@d8100000via,vt8500-rtcrؼ0sdhc@d800a000wm,wm8505-sdhcrØ ¼4|†i2c@d8280000wm,wm8505-i2crØ(¼4$€i2c@d8320000wm,wm8505-i2crØ2¼4$€ #address-cells#size-cellscompatiblemodelserial0serial1serial2serial3serial4serial5i2c0i2c1device_typeregrangesinterrupt-parentinterrupt-controller#interrupt-cellsphandleinterruptsgpio-controller#gpio-cellspinctrl-namespinctrl-0wm,pinswm,functionwm,pull#clock-cellsclock-frequencyclocksdivisor-regenable-regenable-bitdivisor-mask#pwm-cellsstatusbus-widthsdon-inverted