a8\@(\ ARM Juno development board (r2)"arm,juno-r2arm,junoarm,vexpress"1refclk7372800hz fixed-clock=Jp Zjuno:uartclkm9clk48mhz fixed-clock=Jl Zclk48mhzm=clk50mhz fixed-clock=JZsmc_clkm refclk100mhz fixed-clock=J Zapb_pclkm refclk400mhz fixed-clock=Jׄ Zfaxi_clkm3clk24mhz fixed-clock=Jn6Zjuno_mb:clk24mhzmclk25mhz fixed-clock=J}x@Zjuno_mb:clk25mhzmrefclk1mhz fixed-clock=JB@Zjuno_mb:refclk1mhzmrefclk32khz fixed-clock=JZjuno_mb:refclk32khzmmcc-sb-3v3regulator-fixed uMCC_SB_3V32Z2Zmgpio-keys gpio-keyspower-button2tPOWER home-button2fHOME rlock-button2RLOCK vol-up-button2sVOL+ vol-down-button2rVOL- nmi-button2cNMI bus@8000000 simple-bus"1x  *DEF    motherboard-busarm,vexpress,v2p-p1simple-bus"1 V2M-Juno8R@Rrs1flash@0arm,vexpress-flashcfi-flash ei tdisabledpartitionsarm,arm-firmware-suiteethernet@200000000smsc,lan9118smsc,lan9115 e{miiiofpga-bus@300000000 simple-bus"1 sysctl@20000arm,sp810arm,primecelle refclktimclkapb_pclk=0Ztimerclken0timerclken1timerclken2timerclken3 mapbregs@10000sysconsimple-mfdeled0register-bit-led% vexpress:0 #heartbeat9onled1register-bit-led% vexpress:1#mmc09offled2register-bit-led% vexpress:2#cpu09offled3register-bit-led% vexpress:3#cpu19offled4register-bit-led% vexpress:4#cpu29offled5register-bit-led%  vexpress:5#cpu39offled6register-bit-led%@ vexpress:69offled7register-bit-led% vexpress:79offmmci@50000arm,pl180arm,primecelle{GU mclkapb_pclkkmi@60000arm,pl050arm,primecelle{ KMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecelle{ KMIREFCLKapb_pclkwdt@f0000arm,sp805arm,primecelle{ wdog_clkapb_pclktimer@110000arm,sp804arm,primecelle{ timclken1timclken2apb_pclktimer@120000arm,sp804arm,primecelle{ timclken1timclken2apb_pclkrtc@170000arm,pl031arm,primecelle{  apb_pclkgpio@1d0000arm,pl061arm,primecelle{  apb_pclkaq}mtimer@2a810000arm,armv7-timer-meme*J"1*tokayframe@2a830000 {<emhu@2b1f0000arm,mhuarm,primecelle+{$#mhu_lpri_rxmhu_hpri_rx  apb_pclkm/iommu@2b400000arm,mmu-400arm,smmu-v1e+@{&&  tdisablediommu@2b500000arm,mmu-401arm,smmu-v1e+P{(( tdisabledm.iommu@2b600000arm,mmu-401arm,smmu-v1e+`{** minterrupt-controller@2c010000arm,gic-400arm,cortex-a15-gic@e,, , , "1} { ?,mv2m@0arm,gic-v2m-frameem-v2m@10000arm,gic-v2m-frameev2m@20000arm,gic-v2m-frameev2m@30000arm,gic-v2m-frameetimerarm,armv8-timer0{ ?? ? ?etf@20010000 arm,coresight-tmcarm,primecelle   apb_pclk in-portsportendpoint mout-portsportendpoint mCtpiu@20030000!arm,coresight-tpiuarm,primecelle   apb_pclk in-portsportendpointmfunnel@20040000+arm,coresight-dynamic-funnelarm,primecelle   apb_pclk out-portsportendpointm in-ports"1port@0eendpointmport@1eendpointm!etr@20070000 arm,coresight-tmcarm,primecelle   apb_pclk in-portsportendpointmstm@20100000 arm,coresight-stmarm,primecell e (/stm-basestm-stimulus-base  apb_pclk out-portsportendpointm?replicator@20120000/arm,coresight-dynamic-replicatorarm,primecelle   apb_pclk out-ports"1port@0eendpointmport@1eendpointmin-portsportendpointmBcpu-debug@22010000&arm,coresight-cpu-debugarm,primecelle"  apb_pclk 9etm@22040000"arm,coresight-etm4xarm,primecelle"  apb_pclk 9out-portsportendpointmfunnel@220c0000+arm,coresight-dynamic-funnelarm,primecelle"   apb_pclk out-portsportendpointmin-ports"1port@0eendpointmport@1eendpointmcpu-debug@22110000&arm,coresight-cpu-debugarm,primecelle"  apb_pclk 9etm@22140000"arm,coresight-etm4xarm,primecelle"  apb_pclk 9out-portsportendpointmcpu-debug@23010000&arm,coresight-cpu-debugarm,primecelle#  apb_pclk 9etm@23040000"arm,coresight-etm4xarm,primecelle#  apb_pclk 9out-portsportendpoint m"funnel@230c0000+arm,coresight-dynamic-funnelarm,primecelle#   apb_pclk out-portsportendpoint!min-ports"1port@0eendpoint"m port@1eendpoint#m'port@2eendpoint$m)port@3eendpoint%m+cpu-debug@23110000&arm,coresight-cpu-debugarm,primecelle#  apb_pclk 9&etm@23140000"arm,coresight-etm4xarm,primecelle#  apb_pclk 9&out-portsportendpoint'm#cpu-debug@23210000&arm,coresight-cpu-debugarm,primecelle#!  apb_pclk 9(etm@23240000"arm,coresight-etm4xarm,primecelle#$  apb_pclk 9(out-portsportendpoint)m$cpu-debug@23310000&arm,coresight-cpu-debugarm,primecelle#1  apb_pclk 9*etm@23340000"arm,coresight-etm4xarm,primecelle#4  apb_pclk 9*out-portsportendpoint+m%gpu@2d000000arm,juno-maliarm,mali-t624e-${!"  jobmmugpu,  tdisabledsram@2e000000arm,juno-sram-nsmmio-srame."1.scp-sram@0arm,juno-scp-shmemescp-sram@200arm,juno-scp-shmemem0pcie@40000000<arm,juno-r1-pcieplda,xpressrich3-axipci-host-ecam-generic=pcie@IS"1T_PPB@@*d-tokayo~.scpi arm,scpi/0clocksarm,scpi-clocksclocks-0arm,scpi-dvfs-clocks= Zatlclkaplclkgpuclkm,clocks-1arm,scpi-variable-clocks=Zpxlclkm5power-controllerarm,scpi-power-domainsm sensorsarm,scpi-sensorsm1thermal-zonespmicd1tripstrip0 _ Dcriticalsocd1tripstrip0 8 Dcriticalbig-clusterd1tokaylittle-clusterd1tokaygpu0d1tokaygpu1d1tokayiommu@7fb00000arm,mmu-401arm,smmu-v1e{__ tdisabledm2iommu@7fb10000arm,mmu-401arm,smmu-v1e{ccm4iommu@7fb20000arm,mmu-401arm,smmu-v1e{aam7iommu@7fb30000arm,mmu-401arm,smmu-v1e{eem<dma@7ff00000arm,pl330arm,primecelle$/= l{XYZ[\lmnoH2222222223 apb_pclkhdlcd@7ff50000 arm,hdlcde {]45pxlclkportendpoint6m;hdlcd@7ff60000 arm,hdlcde {U75pxlclkportendpoint8m:serial@7ff80000arm,pl011arm,primecelle {S9 uartclkapb_pclki2c@7ffa0000snps,designware-i2ce"1 {hJK hdmi-transmitter@70 nxp,tda998xepportendpoint:m8hdmi-transmitter@71 nxp,tda998xeqportendpoint;m6usb@7ffb0000 generic-ohcie {t<=usb@7ffc0000 generic-ehcie {u<=memory-controller@7ffd0000arm,pl354arm,primecelle{VW  apb_pclkmemory@80000000=memory etlx-bus@60000000 simple-bus"1`*funnel@20130000+arm,coresight-dynamic-funnelarm,primecelle   apb_pclk out-portsportendpoint>m@in-portsportendpoint?metf@20140000 arm,coresight-tmcarm,primecelle   apb_pclk in-portsportendpoint@m>out-portsportendpointAmDfunnel@20150000+arm,coresight-dynamic-funnelarm,primecelle   apb_pclk out-portsportendpointBmin-ports"1port@0eendpoint`Cm port@1eendpoint`DmAaliasesk/serial@7ff80000chosensserial0:115200n8psci arm,psci-0.2smccpus"1cpu-mapcluster0core09core19cluster1core09core19&core29(core39*idle-statespscicpu-sleep-0arm,idle-state,mFcluster-sleep-0arm,idle-state mGcpu@0arm,cortex-a72e=cpupsci@'4@FSE,dFGtmcpu@1arm,cortex-a72e=cpupsci@'4@FSE,dFGtmcpu@100arm,cortex-a53e=cpupsci@'4@FSH,dFGtmcpu@101arm,cortex-a53e=cpupsci@'4@FSH,dFGtm&cpu@102arm,cortex-a53e=cpupsci@'4@FSH,dFGtm(cpu@103arm,cortex-a53e=cpupsci@'4@FSH,dFGtm*l2-cache0cache  @mEl2-cache1cache @mHpmu-a72arm,cortex-a72-pmu{pmu-a53arm,cortex-a53-pmu0{&(* modelcompatibleinterrupt-parent#address-cells#size-cells#clock-cellsclock-frequencyclock-output-namesphandleregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ondebounce-intervalwakeup-sourcelinux,codelabelgpiosranges#interrupt-cellsinterrupt-map-maskinterrupt-maparm,hbiarm,vexpress,sitearm,v2m-memory-mapregbank-widthstatusinterruptsphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullclocksvdd33a-supplyvddvario-supplyclock-namesassigned-clocksassigned-clock-parentsoffsetlinux,default-triggerdefault-statemax-frequencyvmmc-supplygpio-controller#gpio-cellsinterrupt-controllerframe-numberinterrupt-names#mbox-cells#iommu-cells#global-interruptspower-domainsdma-coherentmsi-controllerremote-endpointiommusarm,scatter-gatherreg-namescpudevice_typebus-rangelinux,pci-domainmsi-parentiommu-map-maskiommu-mapmboxesshmemclock-indicesnum-domains#power-domain-cells#thermal-sensor-cellspolling-delaypolling-delay-passivethermal-sensorstemperaturehysteresis#dma-cells#dma-channels#dma-requestsi2c-sda-hold-time-nsslave-modeserial0stdout-pathmethodentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-idle-statescapacity-dmips-mhzdynamic-power-coefficientinterrupt-affinity