Đ ţíIúHE4(ĆDěAries/DENX MCV EVK/!denx,mcvevkaltr,socfpga-cyclone5altr,socfpgaaliases,/soc/serial0@ffc020004/soc/serial1@ffc03000J‡äÓ ľ¤gpio@ff709000!snps,dw-apb-gpio‡˙p'(::Vokaygpio-controller@0!snps,dw-apb-gpio-port.>J‡äÓ ľĽœ*gpio@ff70a000!snps,dw-apb-gpio‡˙p '(:;Vokaygpio-controller@0!snps,dw-apb-gpio-port.>J‡äÓ ľŚi2c@ffc04000!snps,designware-i2c‡˙Ŕ@:,') ľžVokayj† stmpe811@41 !st,stmpe811‡AX[ b*stmpe_touchscreen !st,stmpe-tskz…œ¨ťÇŐi2c@ffc05000!snps,designware-i2c‡˙ŔP:-') ľŸ Vdisabledi2c@ffc06000!snps,designware-i2c‡˙Ŕ`:.') ľ  Vdisabledi2c@ffc07000!snps,designware-i2c‡˙Ŕp:/') ľĄ Vdisabledeccmgr!altr,socfpga-ecc-managerůl2-ecc@ffd08140!altr,socfpga-l2-ecc‡˙Ё@ľ$%ocram-ecc@ffd08144!altr,socfpga-ocram-ecc‡˙ЁDŕ+ľ˛łcache-controller@fffef000!arm,pl310-cache‡˙ţđ ľ&ĺó ˙  .=Qe~—Šœl3regs@0xff800000!altr,l3regssyscon‡˙€dwmmc0@ff704000!altr,socfpga-dw-mshc‡˙p@ ľ‹ '(,.biuciu:6Vokay˝ÇŃănand@ff900000!altr,socfpga-denali-nand‡˙˙¸ônand_datadenali_reg ľ '-..nandnand_xecc:$ Vdisabledsram@ffff0000 !mmio-sram‡˙˙œ+spi@ff705000!cdns,qspi-nor‡˙pP˙  ľ—ţ€'/:% Vdisabledrstmgr@ffd050003 !altr,rst-mgr‡˙ĐP@œsnoop-control-unit@fffec000!arm,cortex-a9-scu‡˙ţŔsdr@ffc25000!altr,sdr-ctlsyscon‡˙ÂP:=œ0sdramedac!altr,sdram-edacS0 ľ'spi@fff00000!snps,dw-apb-ssi‡˙đ ľšc'1:2Aspi Vdisabledspi@fff01000!snps,dw-apb-ssi‡˙đ ľ›c'1:3Aspi Vdisabledsysmgr@ffd08000!altr,sys-mgrsyscon‡˙Ѐ@j˙ЀÄœ%timer@fffec600!arm,cortex-a9-twd-timer‡˙ţĆ ľ '2timer0@ffc08000!snps,dw-apb-timer ľ§‡˙Ŕ€').timer:*Atimertimer1@ffc09000!snps,dw-apb-timer ľ¨‡˙Ŕ').timer:+Atimertimer2@ffd00000!snps,dw-apb-timer ľŠ‡˙Đ' .timer:(Atimertimer3@ffd01000!snps,dw-apb-timer ľŞ‡˙Đ' .timer:)Atimerserial0@ffc02000!snps,dw-apb-uart‡˙Ŕ  ľ˘z„')‘33–txrx:0Vokayserial1@ffc03000!snps,dw-apb-uart‡˙Ŕ0 ľŁz„')‘33–txrx:1usbphy !usb-nop-xceivVokayœ5usb@ffb00000 !snps,dwc2‡˙°˙˙ ľ}'4.otg:"Adwc2Ť5 °usb2-phy Vdisabledusb@ffb40000 !snps,dwc2‡˙´˙˙ ľ€'4.otg:#Adwc2Ť5 °usb2-phyVokaywatchdog@ffd02000 !snps,dw-wdt‡˙Đ  ľŤ' :&Vokaywatchdog@ffd03000 !snps,dw-wdt‡˙Đ0 ľŹ' :' Vdisabledmemory@0{memory‡@chosenşserial0:115200n8 #address-cells#size-cellsmodelcompatibleserial0serial1timer0timer1timer2timer3ethernet0stmpe-i2c0enable-methoddevice_typeregnext-level-cachephandleinterrupt-parentinterruptsinterrupt-affinity#interrupt-cellsinterrupt-controllerranges#dma-cells#dma-channels#dma-requestsclocksclock-namesresetsreset-namesfpga-mgrstatus#clock-cellsclock-frequencydiv-regfixed-dividerclk-gateclk-phasealtr,sysmgr-sysconinterrupt-namesmac-addresssnps,multicast-filter-binssnps,perfect-filter-entriestx-fifo-depthrx-fifo-depthphy-modegpio-controller#gpio-cellssnps,nr-gpiosidblocksirq-gpiots,sample-timets,mod-12bts,ref-selts,adc-freqts,ave-ctrlts,touch-det-delayts,settlingts,fraction-zts,i-driveiramcache-unifiedcache-levelarm,tag-latencyarm,data-latencyprefetch-dataprefetch-instrarm,shared-overridearm,double-linefillarm,double-linefill-incrarm,double-linefill-wraparm,prefetch-droparm,prefetch-offsetbroken-cdbus-widthcap-mmc-highspeedcap-sd-highspeedreg-namescdns,fifo-depthcdns,fifo-widthcdns,trigger-address#reset-cellsaltr,modrst-offsetaltr,sdr-sysconnum-cscpu1-start-addrreg-shiftreg-io-widthdmasdma-names#phy-cellsphysphy-namesstdout-path