J8E|((ED ,Polaroid MID2809PXE04 tablet*2polaroid,mid2809pxe04allwinner,sun8i-a23chosen =Dserial0:115200n8framebuffer-lcd002allwinner,simple-framebuffersimple-framebuffer Pde_be0-lcd00c&(WUTb jdisabledqdisplay-engine jdisabled#2allwinner,sun8i-a23-display-enginetimer2arm,armv7-timer0   n6cpusallwinner,sun8i-a23 cpu@02arm,cortex-a7cpucpu@12arm,cortex-a7cpuclocks =osc24M_clk 2fixed-clockn6 Posc24M+ext_osc32k_clk 2fixed-clock P ext-osc32k+ soc 2simple-bus =system-control@1c00000#2allwinner,sun8i-a23-system-control0 =sram@1d00000 2mmio-sram  =sram-section@082allwinner,sun8i-a23-sram-c1allwinner,sun4i-a10-sram-c1dma-controller@1c020002allwinner,sun8i-a23-dma  2c3:+nand-controller@1c03000$2allwinner,sun8i-a23-nand-controller0 Fc;Eahbmod3 Qahb]brxtxldefault z  jdisabled lcd-controller@1c0c000 V] c&W Eahbtcon-ch0lvds-alttcon-pixel-clock3 Qlcdlvds jdisabled2allwinner,sun8i-a23-tconports port@0endpoint +port@1mmc@1c0f0002allwinner,sun7i-a20-mmc c<>=Eahbmmcoutputsample3Qahb <ldefaultz jokay   mmc@1c100002allwinner,sun7i-a20-mmc c?A@Eahbmmcoutputsample3Qahb =jokay ldefaultzsdio_wifi@1 2esp,esp8089mmc@1c110002allwinner,sun7i-a20-mmc cBDCEahbmmcoutputsample3 Qahb > jdisabled usb@1c19000c"3 Gmcusbotgjokay2allwinner,sun6i-a31-musbphy@1c19400cJKEusb0_phyusb1_phy3Qusb0_resetusb1_resetjokay 2allwinner,sun8i-a23-usb-phyphy_ctrlpmu1" 4K+usb@1c1a000&2allwinner,sun8i-a23-ehcigeneric-ehci Hc#3usb jdisabledusb@1c1a400&2allwinner,sun8i-a23-ohcigeneric-ohci Ic$N3usb jdisabledclock@1c20000 c Ehosclosc\2allwinner,sun8i-a23-ccu+pinctrl@1c20800c0Eapbhosclosciy2allwinner,sun8i-a23-pinctrl$ + i2c0-pinsPH2PH3i2c0+i2c1-pinsPH4PH5i2c1+i2c2-pins PE12PE13i2c2+lcd-rgb666-pinshPD2PD3PD4PD5PD6PD7PD10PD11PD12PD13PD14PD15PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27lcd0mmc0-pinsPF0PF1PF2PF3PF4PF5mmc0+ mmc1-pg-pinsPG0PG1PG2PG3PG4PG5mmc1+mmc2-8bit-pins3PC5PC6PC8PC9PC10PC11PC12PC13PC14PC15PC16mmc2nand-pins6PC0PC1PC2PC5PC8PC9PC10PC11PC12PC13PC14PC15nand0+nand-cs0-pinPC4nand0+nand-cs1-pinPC3nand0nand-rb0-pinPC6nand0+ nand-rb1-pinPC7nand0pwm0-pinPH0pwm0+uart0-pf-pinsPF2PF4uart0uart1-pg-pinsPG6PG7uart1uart1-cts-rts-pg-pinsPG8PG9uart1timer@1c20c002allwinner,sun8i-a23-timer cwatchdog@1c20ca02allwinner,sun6i-a31-wdt  cpwm@1c214002allwinner,sun7i-a20-pwm cjokayldefaultz+,lradc@1c228002allwinner,sun4i-a10-lradc-keys( jokaybutton-200 Volume Ups @button-400 Volume Downrserial@1c280002snps,dw-apb-uart€  c63#]brxtx jdisabledserial@1c284002snps,dw-apb-uart„  c73$]brxtx jdisabledserial@1c288002snps,dw-apb-uartˆ  c83%]brxtx jdisabledserial@1c28c002snps,dw-apb-uartŒ  c93&]  brxtx jdisabledserial@1c290002snps,dw-apb-uart  c:3']  brxtx jdisabledi2c@1c2ac002allwinner,sun6i-a31-i2c¬ c33 ldefaultzjokay touchscreen@40@  $ jokay2silead,gsl3670!0gsl3670-polaroid-mid2809pxe04.fw>|Qzi2c@1c2b0002allwinner,sun6i-a31-i2c° c43!ldefaultzjokay i2c@1c2b4002allwinner,sun6i-a31-i2c´ c53"ldefaultz jdisabled gpu@1c40000?2allwinner,sun8i-a23-maliallwinner,sun7i-a20-maliarm,mali-400Tabcdfge#gpgpmmupp0ppmmu0pp1ppmmu1pmuc*c Ebuscore3dsc`interrupt-controller@1c81000 2arm,gic-400  @ ` y  +display-frontend@1e00000 ]c)VS Eahbmodram3%2allwinner,sun8i-a23-display-frontend+ports port@1endpoint+display-backend@1e60000 _c(UT Eahbmodram3$2allwinner,sun8i-a23-display-backendports port@0endpoint+port@1endpoint+drc@1e70000 [c-bR Eahbmodram32allwinner,sun8i-a23-drcports port@0endpoint+port@1endpoint+ rtc@1f000002allwinner,sun8i-a23-rtc()osc32kosc32k-outc +interrupt-controller@1f00c002allwinner,sun6i-a31-r-intcy  +)prcm@1f014002allwinner,sun8i-a23-prcmar100_clk2fixed-factor-clockcar100+!ahb0_clk2fixed-factor-clockc!ahb0+"apb0_clk2allwinner,sun8i-a23-apb0-clkc"apb0+#apb0_gates_clk#2allwinner,sun8i-a23-apb0-gates-clkc#0apb0_pioapb0_timerapb0_rsbapb0_uartapb0_i2c+$apb0_rst 2allwinner,sun6i-a31-clock-reset\+%codec-analog!2allwinner,sun8i-a23-codec-analog++cpucfg@1f01c002allwinner,sun8i-a23-cpuconfigserial@1f028002snps,dw-apb-uart( & c$3%jokayldefaultz&i2c@1f0240002allwinner,sun8i-a23-i2callwinner,sun6i-a31-i2c$ ,ldefaultz'c$3% jdisabled pinctrl@1f02c002allwinner,sun8i-a23-r-pinctrl, -c$Eapbhosclosc3%iy+-r-i2c-pinsPL0PL1s_i2c+'r-rsb-pinsPL0PL1s_rsb+(r-uart-pinsPL2PL3s_uart+&rsb@1f034002allwinner,sun8i-a23-rsb4 'c$-3%ldefaultz(jokay pmic@3a32x-powers,axp223) *yac-power-supply 2x-powers,axp221-ac-power-supplyjokayadc2x-powers,axp221-adcbattery-power-supply%2x-powers,axp221-battery-power-supplyjokayregulators dcdc1vcc-3v0+-C-+ dcdc2vdd-sys+ C\+dcdc3vdd-cpu+ C\dcdc4dcdc4dcdc5 vcc-dram+`C`dc1swvcc-lcd+dc5ldo vdd-cpus+ C\aldo1vcc-io+-C-aldo2vdd-dll+#۰C(oaldo3 vcc-pll-avcc+)2C2Zdldo1 vcc-wifi+2ZC2Z+dldo2dldo2dldo3dldo3dldo4dldo4eldo1eldo1eldo2eldo2eldo3eldo3ldo_io0ldo_io0 jdisabledldo_io1vcc-touchscreenjokay+2ZC2Zrtc_ldo+-C-vcc-rtcdrivevbus usb0-vbusjokay+usb_power_supply!2x-powers,axp223-usb-power-supplyjokay+codec@1c22c00[2allwinner,sun8i-a23-codec, c/\ Eapbcodec3]brxtxl+ jdisabledahci-5v2regulator-fixedahci-5v+LK@CLK@  jdisabledusb0-vbus2regulator-fixed usb0-vbus+LK@CLK@   jdisabledusb1-vbus2regulator-fixed usb1-vbus+LK@CLK@  jdisabledusb2-vbus2regulator-fixed usb2-vbus+LK@CLK@  jdisabledvcc3v02regulator-fixedvcc3v0+-C-+vcc3v32regulator-fixedvcc3v3+2ZC2Zvcc5v02regulator-fixedvcc5v0+LK@CLK@+*aliases/soc/serial@1f02800/soc/mmc@1c10000/sdio_wifi@1backlight2pwm-backlight,P, (2<FPZd wifi_pwrseq2mmc-pwrseq-simple-+ interrupt-parent#address-cells#size-cellsmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusvcc-lcd-supplyallwinner,pipelinesinterruptsclock-frequencyarm,cpu-registers-not-fw-configuredenable-methoddevice_typeregcpu-supply#clock-cellsclock-accuracyclock-output-namesphandleresets#dma-cellsclock-namesreset-namesdmasdma-namespinctrl-namespinctrl-0remote-endpointvmmc-supplybus-widthcd-gpiosmmc-pwrseqnon-removableesp,crystal-26M-eninterrupt-namesphysphy-namesextcondr_mode#phy-cellsreg-namesusb0_id_det-gpiosusb0_vbus_power-supplyusb0_vbus-supply#reset-cellsgpio-controllerinterrupt-controller#interrupt-cells#gpio-cellspinsfunctiondrive-strengthbias-pull-up#pwm-cellsvref-supplylabellinux,codechannelvoltagereg-shiftreg-io-widthpower-gpiosfirmware-nametouchscreen-size-xtouchscreen-size-y#cooling-cellsassigned-clocksassigned-clock-ratesclock-divclock-multeldoin-supplydrivevbus-supplyx-powers,drive-vbus-en#io-channel-cellsx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvolt#sound-dai-cellsallwinner,codec-analog-controlsregulator-boot-onenable-active-highgpioserial0ethernet0pwmsbrightness-levelsdefault-brightness-levelenable-gpiosreset-gpiospost-power-on-delay-ms