t8( wm,wm8650&Wondermedia WM8650-MID Tabletcpuscpu,cpuarm,arm926ej-smemory,memory8aliases?pinctrl@d8110000wm,wm8650-pinctrl8dypmc@d8130000via,vt8500-pmc8clocksref25M fixed-clock}x@ref24M fixed-clockn6pllawm,wm8650-pll-clock8pllbwm,wm8650-pll-clock8pllcwm,wm8650-pll-clock8plldwm,wm8650-pll-clock8 pllewm,wm8650-pll-clock8armvia,vt8500-device-clockahbvia,vt8500-device-clockapbvia,vt8500-device-clock ddrvia,vt8500-device-clockuart0via,vt8500-device-clockP uart1via,vt8500-device-clockP sdhcvia,vt8500-device-clock(?Ttimer@d8130100via,vt8500-timer8($ehci@d8007900via,vt8500-ehci8y+uhci@d8007b00platform-uhci8{+sdhc@d800a000wm,wm8505-sdhc8 fb@d8050800 wm,wm8505-fb8$display-timings3800x480? GO(\Xhr ~ ge_rops@d8050400wm,prizm-ge-rops8serial@d8200000via,vt8500-uart8 @  okayserial@d82b0000via,vt8500-uart8+@!  disabledrtc@d8100000via,vt8500-rtc80ethernet@d8004000via,vt8500-rhine8@  #address-cells#size-cellscompatiblemodeldevice_typeregserial0serial1rangesinterrupt-parentinterrupt-controller#interrupt-cellsphandleinterruptsgpio-controller#gpio-cells#clock-cellsclock-frequencyclocksdivisor-regenable-regenable-bitdivisor-maskbus-widthsdon-invertedbits-per-pixelnative-modehactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenstatus